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Abstract
Gallium nitride based high electron mobility transistors (HEMTs) are excellent
candidates for high frequency and power applications. Due to high breakdown field, mo-
bility, saturation velocity and thermal conductivity of GaN -based materials, HEMTs
may operate at voltage and temperature ranges far beyond conventional semiconductor
as Si, GaAs or InP ; they also have a Baliga figure of merit many times higher and
a lower resistance and hence reduced switching times and losses leading to improved
efficiency. Still, they are affected by (i) parasitics phenomena and (ii) reliability issues:
defects and dislocations may induce high leakage currents, kink effect and soft break-
down, while, in the reliability field, hot electrons, high electric fields and power are still
under investigation.
In the first part of this work parasitics have been investigated. In particular, great inter-
est has been devoted to trapping phenomena, which mainly influence the on-resistance
(RON); transient and pulsed measurements help to extrapolate useful information as
location in the epilayer structure, activation energy and cross section of the traps re-
sponsible of the RON collapse; we also studied leakage phenomena, proving that both
the phenomena can be significantly reduced with the introduction of a AlGaN back-
barrier layer which, thanks to the additional band offset that prevents electrons from
traveling and being trapped deep into the buffer. Finally, kink effect has been charac-
terized; main results show it becomes almost negligible when a capping layer is grown
over the AlGaN barrier and a semi-insulating substrate is used.
An extensive analysis of the electrical and optical properties of HEMTs biased in a
non-destructive breakdown regime is the main topic of the second part. HEMTs can
reach a sustainable breakdown condition with a VG lower than the pinch-off voltage.
Phenomena are mainly activated by two mechanisms, depending on the gate voltage
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applied: when VG is close to the pinch-off, space charge injection of electrons occurs
and a parasitic path between source and drain is formed; if a more negative voltage
is applied, breakdown occurs due to electrons injection through the gate. Tests reveal
that HEMTs can emit a weak electroluminescence (EL) signal: this is localized at the
edge of the gate when a low current is flowing; it shifts to drain edge and the intensity
reaches its maximum at higher ID when breakdown conditions are met. Moreover, the
breakdown has a non-monotonic dependence from the temperature; this result confirms
that two different mechanisms jointly interact at high voltage levels, one dominating
on the other depending on the biasing condition. Single-heterostructure (SH) has a
soft breakdown due to a poor ability to confine electrons into the channel and the con-
sequent punch-through, independently from the gate to drain distance (LGD). Many
approaches have been successfully tested in order to improve the breakdown voltage
(BV ): GaN buffer doped with C or Fe, application of double-heterostructure (DH)
epitaxy and devices with an AlGaN back-barrier grown on a doped buffer. These
solution efficiently increase the BV , which also becomes dependent from LGD distance
with a slope that ranges from 30V/µm to 50V/µm.
The third part deals with reliability issues. Results of accelerated life tests show that in
SH devices a quick degradation of the electrical properties is visible in off-state even at
low drain voltage biasing condition: the punch-through leakage path increases defects
formation, causing a strong device degradation even in short life tests. DH devices
present improved reliability due likely to (i) lower leakage currents (ii) less sub-surface
DIBL (iii) higher breakdown values.
The last section is devoted to the NPI Project. The purpose of the third placement
has been the analysis of the performances and of the reliability behavior of GH25 tech-
nology. DC measurements show that technology process is quite mature: low off-state
and leakage currents, good output current and very few devices with non-standard
behavior. Still, the devices suffer from kink effect as confirmed by pulsed measure-
ments; moreover, pulsed characterization enlightens a consistent trapping phenomena,
the current collapse being ≈ 30%, mainly related to traps under the gate into the buffer.
Maximum gain available MAG analysis from RF tests reveals the source terminated
field plate (STFP ) to positively increases the gain, thanks to an extended depletion
region that reduces current lag due surface effects. The application of the field plate
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brings an additional capacitance, affecting the cross-over frequency which shifts from
≈ 25GHz to ≈ 20GHz.
Current controlled breakdown measurements enlightened how, when a high VD is ap-
plied, a parasitic paths between source and drain is formed due to sub-surface DIBL
(punch-through). The critical voltage which the phenomena take place at depends
from many factors: (i) the longer the gate drain distance is, the less the punch-through
is likely to occur (ii) it shifts toward lower voltages when increasing VG due to the re-
duction of the depletion region under the gate (iii) STFP seems to have no meaningful
effects.
These results seems to be related with those obtained from off-state step stress, where
a fast degradation of the gate takes place for VD higher than 70V until sub-surface
DIBL occurs; when a parasitic source-drain channel is formed, the degradation rate
reduces significantly because most of the current is sustained by the source. The only
relevant visible change is the increase in off-state and leakage currents and parameters.
A comparison with breakdown test results suggests that the cause may be the same
described for current controlled breakdown.
Life tests have been carried out selecting three different biasing conditions (i) with
high current and low field (ID = 660mA/mm, VD = 10V ), (ii) high field and low
current (ID = 5mA/mm, VD = 60V), and (iii) class A bias point (ID = 400mA/mm,
VD = 30V) at 423K to assess the reliability along the load line. Class A results show
a fast degradation of the output current and a steep increase of on-resistance within
100 hours; similar results are visible when the sample is biased at high current and low
voltage, even if at a much lower degree. When the device is biased at high voltage and
low currents, only a small decrease of output characteristic is reported; on the other
hand, both off-state and leakage currents significantly increase. The Class A condition
is the worst working condition. The degradation can be caused (i) by high power and
visible only when both high voltage and high current are applied (ii) by high tempera-
ture to which both the power dissipation and the high temperature jointly contribute.
Additional tests at room temperature could help to understand the failure mechanisms.
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Sommario
Gli High Electron Mobility Transistor (HEMTs) sono eccellenti candidati per ap-
plicazioni ad alta frequenza e di potenza. Grazie all’alta tensione di breakdown, alle
elevate mobilita`, velocita` di saturazione, e conducibilita` termica dei materiali basati su
nitruro di gallio, gli HEMTs possono operare ad elevate tensioni e a temperature di
gran lunga superiori a quelle dei semiconduttori convenzionali, quali silicio Si, arsenuro
di gallio GaAs o fosfuro d’indio InP ; denotano inoltre una Baliga’s figure of merit di
diversi ordini superiore e una minore resistenza con la conseguenza di ridotti tempi di
transizione e perdite parassite molto inferiori che consentono una maggior efficienza.
Tuttavia sono affetti da (i) fenomeni parassiti transitori che causano instabilita` e (ii)
problematiche legate all’affidabilita`: impurita`, difetti e dislocazioni possono indurre
elevate correnti di perdita, effetto kink e basse tensioni di rottura mentre, per quanto
concerne l’affidabilita`, gli effetti degenerativi correlati a elettroni ad alta energia (chia-
mati anche hot electrons), o dipendenti dagli elevati campi elettrici a cui i dispositivi
vengono sottoposti o dalla potenza sono ancora oggetto di studio al fine di identificare
i meccanismi e le leggi di degradazione.
La prima parte di questo lavoro e` stata dedicata all’analisi dei fenomeni parassiti. In
particolare la maggior attenzione e` stata dedicata ai fenomeni di trapping, che ten-
dono ad influenzare soprattutto la RON ; l’uso di tecniche quali lo studio dei transienti
e le misure impulsate si rivelano molto utili per raccogliere informazioni come la dis-
tribuzione spaziale all’interno della struttura dei dispositivi, l’energia di attivazione
e la sezione di cattura responsabili del collasso della resistenza in on-state; anche le
correnti di perdita sono state oggetto di studio che ha provato come l’uso di strutture
alternative con per esempio, l’introduzione di uno back-barrier layer in AlGaN , grazie
alla presenza di un band-gap aggiuntivo all’interfaccia con il GaN channel layer che
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impedisce agli elettroni di spostarsi in profindita` nel buffer layer e di rimanere intrap-
polati o muoversi verso regioni a potenziale differente, cosentono di ridurre in modo
significativo le correnti di perdita. Infine, e` stata portata avanti una caratterizzazione
delle proprieta` del kink: i risultati evidenziano come l’uso di un substrato altamente
resistivo e la deposizione di un capping layer in GaN sopra la barriera di AlGaN ren-
dano l’effetto trascurabile. Una dettagliata analisi delle proprieta` elettriche ed ottiche
di dispositivi HEMTs polarizzati in condizioni di breakdown sostenibile costituisce
l’argomento principale della seconda parte. Gli HEMTs possono essere polarizzati in
condizioni di breakdown non distruttivo se la tensione di gate VG e` inferiore alla tensione
di pinch-off. Il fenomeno viene attivato nella maggior parte dei casi considerati da due
meccanismi, a seconda della tensione applicata al contatto di gate. Quando la tensione
VG e` vicina alla condizione di pinch-off, ha luogo l’iniezione di portatori nella regione
di carica spaziale e si ha la formazione di un canale conduttivo parassita che consente il
flusso di corrente tra source e drain; se la tensione al gate viene ridotta, la formazione
del canale e` meno probabile, e il breakdown avviene a causa dell’iniezione di carica
attraverso il gate. I tests mostrano inoltre che in condizioni di breakdown gli HEMT
possono emettere un debole segnale di elettroluminescenza: quest’ultimo e` localizzato
lungo il bordo del gate quando la corrente che fluisce e` molto bassa; ma si sposta verso
il bordo del drain e il segnale diventa piu` intenso quando la ID raggiunge le condizioni
di breakdown sostenibile. Inoltre, il breakdown mostra un comportamento non mono-
tonico in funzione della temperatura, il che conferma la coesistenza di due differenti
meccanismi che interagiscono alle alte tensioni, l’uno dominando sull’altro o viceversa a
seconda delle condizioni di polarizzazione. Ls singola eterostruttura e` soggetta a break-
down gia` a basse tensioni (35V ) a causa della scarsa capacita` di confinare gli elettroni
all’interno del canale, indipendentemente dalla distanza gate-drain. Molte soluzioni
alternative sono state testate con successo nel tentativo di migliorare il breakdown:
dispositivi con buffer GaN drogato con ferro Fe o carbonio C, l’applicazione di doppie
eterostrutture e infine strutture con una back-barrier AlGaN cresciuta su buffer GaN
drogato. Queste soluzioni si sono rivelate efficienti nel migliorare il breakdown, che e`
risultato dipendere anche dalla distanza gate-drain.
La terza ed ultima parte e` dedicata all’affidabilta` dei dispositivi. I risultati dei tests
di vita accelerata mostrano che nei dispositivi a singola eterostruttura si riscontra una
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rapida degradazione delle caratteristiche elettriche in off-state anche in condizioni di
basse tensioni: il punch-through causa la formazione di difetti aggiuntivi che ne mi-
nano l’affidabilita`. Al contrario, i dispositivi in doppia eterostruttura mostrano una
migliore affidabilita` grazie a (i) correnti di perdita molto inferiori (ii) ridotta probailita`
di punch-through, che ha solitamente luogo ad alte tensioni (iii) tensioni di breakdown
molto piu` elevate.
Nell’ultima sezione si e` dato spazio al progetto NPI in collaborazione con l’ESA, con
lo studio delle caratteristiche dei GH25. La caratterizzazione DC ha mostrato una
tecnologia matura, anche se ancora soggetta a fenomeni di instabilita` come il kink e
il current collapse (≈ 30%). L’uso di field plates ha efficacemente migliorato il MAG
al costo di una ridotta frequenza di cross-over, e nei test per il breakdown si e` riv-
elato trascurabile. I dati ottenuti nei test in off-state hanno mostrato una ridotta
degradazione delle caratteristiche elettriche, fino al raggiungimento di una tensione
critica che, confrontata con i risultati del breakdown, suggerisce che la possibile causa
di rottura sia ancora il punch-through.
I life test condotti a 150 ◦C hanno purtroppo evidenziato come il punto di lavoro in
classe A presenti una assai rapida e significativa degradazione dei dispositivi. Due
possibili cause sono state considerate: la degradazione puo` essere dovuta a (i) ele-
vata potenza (ii) elevata temperatura del dispositivo a cui contribuisce la condizione
di polarizzazione. Ulteriori test a temperatura ambiente potrebbero essere d’aiuto
nell’identificare il meccanismo coinvolto.
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Chapter 1
Materials and Devices properties
1.1 Gallium nitride properties
Despite the fact that GaN has been studied far more extensively than the other
group III-nitrides, further investigations are still needed to approach the level of un-
derstanding of technologically important materials such as Si and GaAs. GaN growth
often suffers from large background n-type carrier concentrations because of native
defects and, possibly, impurities. The lack of commercially available native substrates
exacerbates the situation. These, together with the difficulties in obtaining p-type
doping, and the arcane fabrication processes caused the early bottlenecks stymieing
progress. Information available in the literature on many of the physical properties of
GaN is in some cases still in the process of evolution, and naturally controversial. This
is in part a consequence of measurements being made on samples of widely varying
quality.
The burgeoning interest in nitrides has led to substantial improvements in the crystal
growth and processing technologies, thus overcoming many difficulties encountered ear-
lier. Consequently, a number of laboratories consistently obtained high quality GaN
with room-temperature background electron concentrations as low as 5 · 1016 cm3. The
successful development of approaches leading to p-type GaN has led to the demon-
stration of excellent p-n junction LEDs in the UV, violet, blue, green, and even yellow
bands of the visible spectrum with brightness suitable for outdoor displays, CW lasers,
and UV detectors, including the ones for the solar blind region. Moreover, power
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modulation doped field effect transistors (MODFETs) also generically referred to as
heterojunction field effect transistors (HFETs) have been developed. What follows
reports on the state of knowledge regarding the physical properties of GaN .
Table 1.1: Properties of gallium nitride in the two phases, wurzite and zinc blende.
Properties Symbol unit wurzite zincoblenda
Latice constant a = b A˚ 3.189 4.52
c A˚ 5.185 4.52
Coefficient of thermal expansion ∆a/a K−1 5.59× 10−6 . . .
∆c/c K−1 3.17× 10−6 . . .
Band-gap Eg eV 3.39 3.44
Band gap temperature coefficient dEg/dT eV/K −6.0× 10
−4 . . .
Band gap pressure coefficient dEg/dP eV/kbar 4.2× 10
−3 . . .
Intrinsic carrier concentration ni cm
−3 1.9× 1010
Electron mobility µn cm
2/V s 1500
Thermal diffusion constant Dn cm
2/s 39
Electronic affinity χ V 4.1
Refraction index n 2.33 2.5
Breakdown field ǫ1 V/cm 33× 10
5
Thermal conductivity κ W/(cmk) 1.3
Dielectric constants ǫ0 8.9 . . .
ǫ∞ 5.35 . . .
Phonon modes A1TO cm
−1 560 . . .
E1TO cm
−1 144 . . .
E2 cm
−1 144 . . .
A1LO cm
−1 560 . . .
E1LO cm
−1 144 . . .
1.1.1 Chemical properties of the GaN
Since 1932, when Johnson et al. [1] synthesized GaN for the first time, GaN has
been well known as an exceedingly stable compound exhibiting significant hardness. Its
chemical stability at elevated temperatures together with its hardness that has made
it an attractive material for protective coatings. Moreover, its wide energy bandgap
has made it also an excellent candidate for device operation at high temperatures and
caustic environments.
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Figure 1.1: Chemical structure of the two phases, wurzite e zinc blende, typical of the GaN .
Figure 1.2: Gallium nitride Eg dependency from temperature.
Apart from its hardness, GaN has got more and more attention from researchers due
excellent semiconducting features. The excellent thermal stability of gallium nitrides
grants the use of high-temperature processing; however, its chemical stability represents
a technological issue. Conventional wet etching techniques have not been as successful
for GaN device fabrication. Maruska et Tietjen [2] reported that this binary com-
pound is insoluble in H2O, acids, or bases at room temperature, but show solubility in
hot alkali solutions at very slow rates. GaN reacts with NaOH, causing the formation
of a thin GaOH layer on the surface which prohibits wet etching of the nitride itself
(Pankove [3]): To circumvent this difficulty, an electrolytic etching technique has been
developed. Low-quality GaN has been etched at reasonably high rates in NaOH [4],
H2SO4 [5], and H3PO4 [6], extremely useful for identifying defects and estimating their
densities; on the other side, they are not as useful for the fabrication of devices [7].
Well-established chemical etching processes do help for the device technology develop-
ment. Various dry etching processes reviewed by Mohammad et al. [8] and Pearton
et al. [9] are promising possibilities, but also have several disadvantages, including
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the generation of ion-induced damage and difficulty in obtaining smooth etched side-
walls. There have been many efforts involving assisted wet etching techniques. Pho-
toenhanced electrochemical (PEC ) wet etching has been demonstrated and offers the
advantage of low surface damage and low equipment cost [10].
Figure 1.3: Babd structure of wurzite and zinc blende.
1.1.2 Structural properties of the GaN
Gallium nitride can be found in two different phases: wurzite and zinc blende;
the latter is usually unstable and it is prone to change its phase to the former.
Wurzite structure of GaN has lattice onstants a = 3.189 A˚ and c = 5.185 A˚ as first
reported by Maruska and Tietjen [2], given a mean coefficient of thermal expansion of
∆a/a = ∆b/b = 5.59 · 10−6K−1 over the temperature range 300− 900K; as far as c is
concerned, values ∆c/c have been approximated to 3.17 · 10−6 k−1 and 7.75 · 10−6 k−1
for temperature ranges 300− 700K and 700− 900K respectively.
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These parameters are subject to variation depending on many factors: growth condi-
tion, impurities concentrations and film stoichiometry. Lattice constants are reported
to grow larger when the gallium nitride is grown at higher rates, probably because of
increased interstitial defects, or in case of Zn heavy doping [11] orMg [12], which seem
to be prone to occupy lattice sites of the much smaller nitrogen stoms and thus causing
lattice expansion.
1.1.3 Electrical properties of GaN
Gallium nitride has been reported in all the cases to be unintentionally n-type
doped, in most cases with electron concentration in the order of 1016 cm−3; due to im-
possibility to detect in sufficient quantity any impurity into the GaN , this spontaneous
polarization has been associated with native defects widely thought to be nitrogens va-
cancies. Hence, development of reliable p-type doping layers has been for a long time
a challenge to researcher, resulting in heavily compensated, highly resistive films.
Room-temperature and liquid nitrogen temperature mobilities of µn ≈ 600 cm
2/V s and
µn ≈ 1500 cm
2/V s at a carrier concentration of n = 4 · 1016 cm−3 and n = 8 · 1016 cm−3
has been measured. In the 300 − 900K, the mobility tend to vary with T−2, and at
900K, a mobility of µn ≈ 25 cm
2/V s has been measured.
1.1.4 Optical properties of the GaN
GaN is primarily of interest for its potential as blue and UV emitter. The gallium
nitride direct energy band gap has been accurately measured by Maruska and Tietjen
[2] and has been found equal to 3.39 eV ; many authors studied its dependency from
temperature, estimating a temperature coefficient of dEg/dT = −6 · 10
−4 eV/K in
the linear above 180 ◦C (Pankove et al. [13]); Matsumoto et Aoki [14] found it to be
dEg/dT = −3.5 · 10
−4 eV/K in the range 30 − 150K and confirmed the value found
by Pankove when temperature range is 150K − 300K. Monemar [15] determined
the fundamental band gap to be 3.503 ∓ 0.005 eV at 1.6K and fit the temperature
dependence of the band gap to the empirical relation
Eg = 3.503 +
5.08 · 10−4 T 2
T − 996
eV (1.1)
10 1.2. The heterostructure AlGaN/GaN
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Figure 1.4: (a) Crystal structure, polarization induced bound sheet charge, piezoelectric and spon-
taneous polarization, of pseudomorphic AlN/GaN heterostructures with Ga Al!-face or N-face polar-
ity. (b) Spontaneous polarization, piezoelectric polarization bound interface charges, and 2DEGs in
pseudomorphic GaN/AlGaN/GaN heterostructures with Ga-face or N-face polarity. In Ga-face het-
erostructures the 2DEG is located close to the lower AlGaN/GaN interface, in N-face heterostructures
close to the upper GaN/AlGaN interface. GaN/AlGaN/GaN [16].
The phonon modes have received considerable attention, and four main modes have
been identified in heavily doped GaN needles. The A1 and E1, both of them transverse
optical TO, have been observed at 533 cm−1 and 559 cm−1 respectively; E2 modes at
144 cm−1 and 569 cm−1. There have been several measurements of the optical constants
on GaN . The refraction index have been measured: n(3.38 eV ) = 2.67 and n(1.0 eV ) =
2.33; dielectric constant is ǫ0 = 8.9, but at high frequency ǫ∞ = 3.35 while electron
affinity has been estimated to vary in the range 4.1 eV ≥ χ ≥ 2.1 eV .
1.2 The heterostructure AlGaN/GaN
An heterostructure is formed when a semiconductor material is grown with epi-
taxial techniques on the top of another semiconductor material. When the AlGaN is
grown on the top of the GaN layer, the AlGaN layer adopts in its growing process
the lattice constant of the neighboring semiconductor. In order to accommodate the
mismatch between the lattice constants, the thin AlGaN epitaxial layer becomes inter-
nally strained. This internal accommodation works only if the thickness of the strained
AlGaN layer is below a specific limit; above this limit the mismatch is accommodated
by the formation of dislocations and defects at the interface.
Chapter 1. Materials and Devices properties 11
In the absence of an external electric field, the total polarization P of GaN or AlGaN
layers is the sum of the spontaneous polarization PSP and the strain-induced or piezo-
electric polarization PPE . The spontaneous polarization for GaN and AlN is negative:
in the layers grown in the (0001) direction, PSP is opposite to the growth direction and
increases in magnitude with the Al mole fraction in the AlxGa1−xN alloy. Piezoelectric
polarization arises due to strain at the AlGaN/GaN interface related to the difference
in lattice constants between these two materials, ≈ 2.4% difference between AlN and
GaN at 300K. This piezoelectric field points from the cation-terminated face to the
anion-terminated face and is equal to
PPE(x) = 2 ·
a(x)− a(0)
a(0)
[
e31(x)− e33(x)
C13(x)
C33(x)
]
(1.2)
where a(x) and a(0) are the lattice constants of AlxGa1−xN and GaN , respectively,
e31 and e33 are piezoelectric constants, and C13 and C33 are elastic constants. The
important fact is increasing the Al content in the strained AlGaN barrier leads to an
increase in both piezoelectric and spontaneous polarization. Associated with the abrupt
changes of the polarization field at the AlGaN/GaN interface is a polarization-induced
charge density:
σ = P (AlGaN)− P (GaN) = PSP (AlGaN) + PPE(AlGaN)− PSP (GaN) (1.3)
If the surfaces of the grown AlGaN/GaN structures are Ga(Al)-terminated, the pos-
itive polarization-induced charge will be located at the AlGaN/GaN heterointerface,
while negative charge will be sitting at the top of the AlGaN barrier. The positive
charge tends to be compensated by electrons that form a two-dimensional electron gas
at the AlGaN/GaN interface. The negative polarization-induced charge at the top of
the AlGaN layer has to be reduced then by some positive surface charges. Free elec-
trons tend to compensate the positive polarization induced sheet charge which is bound
at the lower AlGaN/GaN interface for Ga-face or in case of N -face GaN/AlGaN/GaN
HEMT structures, at the upper GaN/AlGaN interface. The value of the total polar-
ization induced sheet charge is the same in heterostructures of different polarities for
a given Al concentration and strain of the barrier. For undoped Ga-face AlGaN/GaN
or GaN/AlGaN/GaN HEMT structures, the sheet electron concentration nS(x) can
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Figure 1.5: (a) Typical AlGaN/GaN heterostructure used in Ga-face HEMT technology, along with
(b) the charge distribution and (c) the band diagram of the structure [17].
be calculated by using the total bound sheet charge σ(x):
ns(x) =
σ(x)
e
ǫ0ǫ(x)
dAlGaNe2
[eφb(x) + EF (x)−∆EC(x)] (1.4)
ǫ(x) is the relative dielectric constant of AlxGa1−xN , dGaN and dAlGaN are the thick-
nesses of the barrier and the cap layer, e[φb(x)] e e[φ
eff
b (x)] are the effective Schot-
tky barriers of the gate contact on top of AlGaN , EF (x) is the Fermi level with
respect to the GaN conduction-band-edge energy, and ∆EC is the conduction band
offset at the AlGaN/GaN interface where a 2DEG forms; For undoped HEMT struc-
tures and assuming that the background concentration of free carriers can be neglected
(Nd ≤ 10
16 cm−3), it is found that the value of the sheet carrier concentration is dom-
inated by the total polarization induced sheet charge which can be controlled by the
alloy composition of the barrier. The band gap of AlxGa1−xN is measured to be
Eg(x) = xEg(AlN) + (1− x)Eg(GaN)− 1.0x(1− x) (1.5)
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Figure 1.6: (a) Bound piezoelectric σ/e(PPE) and total polarization σ/e(PSP + PPE) induced sheet
charge versus alloy composition. The insert enables a comparison for alloy compositions of x = 0.2,
0.4, and 0.6 (b) Critical thickness of AlGaN grown on relaxed GaN calculated vs Al concentration
x (lower horizontal scale), or strain of pseudomorphic grown heterostructures ǫx (upper scale). The
insert shows the degree of relaxation r(x) measured by HRXRD vs alloy compositions for AlGaN
barriers with a thickness of about 300 A˚ [16].
The questions that remain open include what determines the Fermi-level position at
the non-metallized surfaces of the AlGaN/GaN structures and what is the origin of the
2DEG electrons in the nominally undoped samples. A possible explanation is based on
the existence of the surface donor-like states. These states might be the source of both
the 2DEG electrons and the positive charges compensating the negative polarization-
induced charge at the top of the AlGaN layer. Assuming these donor-like surface
states are located quite deep in the AlGaN band gap, they will all be occupied at
small values of barrier layer thickness dAlGaN . No 2DEG will be formed and the field in
the top layer will be determined by the polarization-induced charges. As the width of
the AlGaN layer increases, the Fermi level at the surface slides down approaching the
deep donor level. Once the Fermi level reaches the surface states they start emptying.
A two-dimensional electron gas can then be formed at the AlGaN/GaN interface and
the field in the AlGaN barrier will be reduced. As the thickness of AlGaN layer is
increased further, the 2DEG density will tend to saturate approaching the value of the
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Figure 1.7: Graphs show, on the left, calculated σ/e(PPE) for pseudomorphically grown AlGaN/GaN
heterostructures r=0, and barriers with different degrees of relaxation r=0.2, 0.4,..., vs Al concentra-
tion of the top layer (dashed lines). On the right, σ/e(PSP +PPE) vs Al concentration of the top layer
(dashed lines). The solid line represents σ/e(PSP +PPE) for AlGaN barriers with a thickness of about
300 A˚ by talking into account the measured degrees of relaxation r(x). The inset shows the calculated
sheet charges for different degrees of relaxation of an Al0.4Ga0.6N/GaN heterostructure.[16].
Figure 1.8: Measured and calculated sheet carrier distributions of 2DEGs located close to the interface
of pseudomorphically grown Ga-face Al0.33Ga0.67N/GaN HEMTs. A sheet carrier concentration of
1 · 1013 cm−2 was determined by C–V profiling for an undoped barrier with a thickness of 300 A˚. For
a 190 A˚ thick doped barrier with a silicon concentration of 1 · 1019 cm−3 over a depth of 100 A˚ (spacer
layer 30 A˚), a sheet carrier concentration of 1.2 · 1013 cm−2 was observed at room temperature. [16].
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polarization-induced charge, assuming the thickness of the AlGaN barrier does not
reach the critical thickness at which relaxation of the ternary alloy occurs.
1.3 Substates
GaN growth is done starting from substrate of different material, due to the lack
of a mature technology able to growth GaN substrates. This forced choice has some
drawbacks, due to the differences in the materials properties used. Most used materials
are sapphire (Al2O3), silicon carbide (SiC) and silicon (Si). Only in the last few
years new processes (HVPE-hydride vapor phase epitaxy and high-pressure growth)
have been developed and allow the realization of thick GaN layer that can be used
without the carrier substrate; still, these processes lack the maturity to become useful
in commercial areas.
Sapphire is the most used, due to low cost, good thermal stability and large substrate
Table 1.2: Properties of the different substrates used for GaN epitaxy.
Property Unit Al2O3 6H-SiC Si
Simmetry hexagonal hexagonal cubic
Lattice constant a A˚ 4.765 3.08 5.431
Lattice constant c A˚ 12.982 15.117 -
Thermal conductivity W/(cmK) 0.25 3.8 1.56
Lattice mismatch with GaN % 15 3.1 17
are available thanks to maturity of the technology; the main disadvantage is a poor
thermal conductivity, hence inducing self-heating the device in high power biasing
condition, making the sapphire inappropriate for applications in high power fields.
Also, gallium nitride and sapphire have a ≈ 15% lattice mismatch, thus introducing
an elevated concentration of defects in the buffer layer.
Another material used is the silicon carbide. The material show a low lattice mismatch
with the GaN (3.5%). On the other side, SiC substrates have high costs; moreover, it
is difficult to control resistivity and they also suffer from high dislocation density.
A possible solution is the use of silicon substrates. Lattice mismatch with GaN is
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Figure 1.9: Breakdown voltage vs. cut-off frequency of the actual semiconductor technologies [18].
higher than the other two, but it is very cheap and growth processes are well know;
Furthermore, it is available in high quality and large diameter wafers. Finally this
allows to integrate in the same wafer both Si-based and GaN -based devices.
1.4 Power switching devices
The capability of the gallium nitride to withstand very large critical electric fields
makes GaN -based HEMTs extremely attractive for any power switching application,
where electronic devices switch from a off-state, with very low (leakage) currents and
high voltages to an on-state condition where high current levels flow through the device
biased at low voltages and vice-versa. In this operating condition, an ideal device
should have no power dissipation in both states, that means zero currents in off-state,
and negligible voltage in on-state, but also during transitions between the two states.
For a real device these requirements translate into very low leakage current when turned
off in low power bias point, almost infinite subthreshold slope, and low on-resistance
with a low knee voltage, in order to minimize the voltage drop once the device turns
on; from the time response point of view, it is essential the rise-time is optimized in
order to grant the widest range of frequencies, and thus of applications too.
Here comes in handy the extremely high breakdown voltages the GaN can sustain,
together with the possibility to drive very high current with a minimal voltage drop
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Figure 1.10: Specific ON-state resistance vs. breakdown voltage for typical high-power switching
technologies based on different semiconductors; theoretical data (line) and experimental results (dots)
[19].
and the small parasitic capacitance inside a HEMT that grants fast switching times
and high frequencies (Fig. 1.9 and 1.10). The main disadvantage is that the GaN
technology is usually depletion-mode, and devices grown show a negative threshold.
Hence, the channel is formed at zero-bias condition, and it requires the application of
a negative voltage to turn off the device and grant safety.
In order to overcome this difficulties, multiple solution have been tested with positive
results. Uemoto et al. [20] have presented a normally-off GaN transistor with a
breakdown voltage of 800V and 2.6Ωm · cm2 RON ; Huang et al. [21] a MOS −GaN
switch integrating a n-channel lateral GaN MOSFET with a 770V blocking voltage
Schottky diode. Moreover, Niiyama et al. [22] have presented a +3V threshold-voltage
GaN MOSFET, with a breakdown voltage higher than 1550V and Kanamura et al.
[23] have shown a triple cap layer with recessed-gate structure, e-mode,MIS−HEMT ,
with +3V of threshold voltage and 320V of off-state breakdown.
1.5 Trapping effects
The growth techniques which are far from being able to deposit impurity-free ma-
terial; the different materials and their properties that cause strain and dislocation
that propagates into each layer; the complex epilayer composition with the consequent
interfaces, doping; the process that alter the surfaces with etching, masks, metal depo-
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Figure 1.11: Different possible traps position inside the AlGaN/GaN HEMT layer structure and
parameters affected.
sition are the main causes for the presence of material defects, which creates unwanted
available energy-states.
This energy-states can act as traps for both electrons or holes, depending on their
nature. They can be located deep into the buffer, in the AlGaN barrier layers, at
the surface of the devices, or in the interfaces between all these layers. Depending on
their position, they cause different effects and may affect DC performances, causing
variation on the threshold, or the dynamic transconductance. They may even alter RF
behavior (Fig. 1.13). In the recent years, their characterization has attracted attention
from several research groups, in the attempt to identify their nature and properties and
to find a possible solution to their side-effects, that can strongly influence the working
condition of the devices. Above all, two main phenomena are often encountered, but
are still under analysis due to their complex nature: kink effect and current collapse.
1.5.1 Kink effect
The kink effects is a (very) slow trapping phenomena that induces a reduction in
the measured currents at low drain voltages. it is possible to define a critical voltage
Vkink as the maximum voltage below which the drain current reduction is visible for a
fixed VGS; below it the current reduces due to trapping, above this voltage ID quickly
recover, and is no longer visible. Varying VG, it is possible to trace a locus of Vkink,
see Fig. 1.12, that divide the output region into two areas. This phenomenon seems
to be related to electrons interaction with two different deep levels. At VDS below
Vkink, electrons are captured by a deep acceptor state and the threshold shifts towards
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Figure 1.12: Output characteristics of a kink-affected device. Red diamonds correspond to the max-
imum of the output conductance (VKink) [24].
positive voltages; when the drain voltage applied is higher than Vkink, a field-assisted
de-trapping phenomena takes place, and the current is restored to its normal levels.
The non monotonic dependence of the drain kink voltage at different VG indicates a
possible impact-ionization de-trapping mechanism caused by channel hot electrons [25],
feasible at this voltage level.
Kink effects manifest itself in many different ways: it may appear after repeated mea-
sures, or in some biasing condition only; sometimes trapping occurs when the device
is not biased, and reduces, or disappear, after few measurements. It is well know its
dependance from dwell time in the biasing condition, and from light, which may help
de-trapping if using a light of proper wavelength.
1.5.2 Current collapse
Current collapse, also known as current compression or DC − to− RF dispersion,
is a parasitic effect that reduces the RF output power at high frequency: it causes a
reduction of the dynamic saturation current compared to the DC current, an increase
of the access resistances, mainly on the drain side, and hence a reduction of the dynamic
transconductance, which reduces the RF gain and the output RF power, Fig. 1.13.
The increase of the drain access resistance, the shift of the knee voltage, and the
reduction of the saturation current, cause a significant reduction of the maximum
available RF power. Furthermore, the effect increases the high-frequency distortion
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Figure 1.13: Schematic representation of the current-collapsed output characteris- tics measured
decreasing the integration time.
and reduces the efficiency:
POUT = ∆V ·∆I = (BV − Vknee) · IDSAT (1.6)
current collapse is correlated with the accumulation of negative charge on the surface
traps. Electrons coming from the gate, due to the high electric-field located at the
drain edge of the gate, can fill the donor states located on the surface close to the
gate terminal. When this happens, the negative charge of the channel electrons are no
longer balanced and part of the channel will be depleted.
The extension of the depletion region acts as negative biased virtual gate [26] that
depletes part of the channel. The current is no longer controlled only by the standard
gate by the applied gate-bias, but also by the virtual-one, which depends on the amount
of charge trapped on the surface states. The virtual gate acts with a delay depending on
the de-trapping response of the surface traps which are usually slower than the desired
working frequency. Unfortunately, no direct control is given over the virtual gate and
the device will work with a maximum current depending on the slowest phenomena
between the RF -sweep and the trapping/detrapping transients of surface traps, and
not at the maximum DC performances. In pulsed operation, it will be affected by the
trapping condition induced by the bias-point, and by the de-trapping transient reached
after the on-state pulse [27].
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1.6 Breakdown
The most unique feature of power semiconductor devices is their ability to withstand
high voltages. While in transistors designed for microprocessors and semiconductor
memories, the pressure to reduce their size to integrate more devices on a monolithic
chip has resulted in a reduction in their operating voltage, the desire to control larger
power levels in motor drive and power distribution systems has encouraged the devel-
opment of power devices with larger breakdown voltages.
1.6.1 Definition
Devices used in power application usually switch between an open channel condi-
tion with high flow of current into the channel and a state where the gate is turned
off, with almost negligible current and high voltage, the biasing condition depending
on the device electrical characteristics and the load-line applied; in order to have bet-
ter performances as, for example, optimal swing and extremely low leakage, the gate
voltage applied is usually set lower than the device pinch-off potential Vpo, while the
drain is usually set at a high voltage.
This biasing condition requires the device gate to have strong blocking capability in
order to withstand the high potential which is cause of degradation thus increasing a
sub-threshold leakage currents. Leakage will increase both with voltage applied to the
drain and with time, reducing the efficiency of the switching, and usually it should
be at least three orders of magnitude than the device maximal output current Imax.
Thus, referring also to literature [28][29], it is possible to define a common reference
ILeakmax ≈ 1 mA/mm as maximum leakage current that may vary depending upon
technology and composition of the devices under test. In case of higher current levels
when high drain voltages are applied, destructive processes may take place, causing the
degradation of electrical properties and eventually catastrophic damages to the device.
The breakdown voltage BV is typically defined as the terminal voltage where a sharp
increase in current occurs on the output I − V characteristic; the definition given is
generic because the terminal and currents considered depends upon the measurement
configuration used.
A distinction is usually made between horizontal or lateral breakdown and vertical
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one. The former is a measure of the robustness of the horizontally designed device that
involves currents flowing laterally between gate, source and drain contacts; the latter is
instead defined for vertically designed devices or to study existence of current flowing
from top layers through buffer and substrate in horizontally designed devices. When
this phenomenon becomes relevant, the substrate bias becomes an essential element in
the breakdown analysis.
1.6.2 Theoretical BV and RON calculations
In a semiconductor, the ability to support high voltages without the onset of signif-
icant current flow is limited by the avalanche breakdown. This phenomenon depends
on the electric field distribution within the structure: high electric fields can be cre-
ated within the interior of power devices as well as at their edges. In order to meet
the breakdown voltage requirements for the application while minimizing the on-state
voltage drop and hence reduce power dissipation, an optimization of power devices
design must be performed [30].
Theoretical critical field and breakdown voltage
Power devices are designed to support high voltages within a depletion layer formed
across either a p-n junction, a metal-semiconductor (Schottky barrier) contact, or a
metal-oxide-semiconductor (MOS) interface. Any mobile carrier entering the depletion
layer either due to the space-charge generation phenomenon or by diffusion from adja-
cent quasi-neutral regions, is swept out by the electric field generated by the applied
voltage. As the applied voltage is increased, the electric field in the depletion region
increases, resulting in acceleration of the mobile carriers to higher velocities. With
further increase in the electric field, the mobile carriers gain sufficient kinetic energy,
so that their interaction with the lattice atoms produces the excitation of electrons
from the valence band into the conduction band. The generation of electron-hole pairs
due to energy acquired from the electric field in the semiconductor is referred to as
the impact ionization. Since these electron-hole pairs also undergo acceleration by the
electric field in the depletion region, they significantly contribute to the generation of
further pairs of electrons and holes. Hence, impact ionization is a multiplicative phe-
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(a) (b)
Figure 1.14: Distribution of the electric field (a) in an abrupt parallel-plane Schottky or p+-n+
junction (b) in a punch-through Schottky or p-i-n junction [30].
nomenon, which produces a cascade of mobile carriers being transported through the
depletion region leading to a significant current flow through it. Since the device can
not sustain the application of higher voltages due to a sudden increase in the current,
it is considered to undergo avalanche breakdown. Thus, maximum operating voltage
for power devices is limited by the avalanche phenomenon.
The onset of the avalanche breakdown condition can be analyzed starting from the hy-
pothesis that the voltage is supported across only one side of the structure. This holds
true for an abrupt Schottky or p-n junction with a very high doping concentration on
one side when compared with the other side. The analysis of a one-dimensional abrupt
junction can be used to understand the design of the drift region within power devices.
The case of a p-n or metal-n junction is illustrated in Fig. 1.14(a) where the p+ side is
assumed to be very highly doped, so that the electric field supported within it can be
neglected. When this junction is reverse biased by the application of a positive bias to
the n-region, a depletion region is formed in the n-region together with the generation
of a strong electric field within it that supports the voltage.
Hence, considering abrupt parallel-plane junctions, the analytical solution for avalanche
breakdown voltage as a function of the doping concentration ND in the n-region for
GaN can be expressed as [31]
BVpp = 2.87× 10
15N
−
3
4
D (1.7)
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to which is associated a maximum electric field at the junction usually defined as the
critical electric field for breakdown EC ; in case of wurzite GaN [31]
EC = 3.4× 10
4N
1
8
D (1.8)
In the case of some power devices, the on-resistance of the drift region is greatly reduced
by the large concentration of minority carriers injected; consequently, it is preferable
to use a thinner depletion region with a reduced doping concentration to support the
voltage; this is called the punch-through design. The electric field for the punch-through
design, shown in Fig 1.14(b), takes a trapezoidal shape and varies more gradually
through the drift region due to its lower doping concentration and then very rapidly
with distance within the n+ end region due to its very high doping concentration. The
electric field at the interface between the drift region and the n+ end region is given by
E1 = Em −
qND
εS
WP (1.9)
where Em is the maximum electric field at the junction, ND is the doping concentration
in the n-type drift region, and WP is the width of the n-type drift region. The voltage
supported is given by
VPT =
(Em + E1
2
)
WP (1.10)
where the small voltage supported within the n+ end region has been neglected. The
punch-through diode undergoes avalanche breakdown when the Em becomes equal to
EC . Using this condition in eq. 1.10 together with the field distribution in eq. 1.9, the
breakdown voltage for the punch-through diode is given by
BVPT = EcWP −
qND
2εS
W 2P (1.11)
The breakdown voltages calculated using this relationship are shown in Fig. 1.15 for
GaN punch-through diodes with various thicknesses for the drift region. In performing
these calculations, the change in the critical electric field with doping concentration was
taken into account. For any doping concentration for the drift region, the breakdown
voltage for the punch-through diode is reduced due to the truncation of the electric
field at the n+ end region; it becomes smaller as the thickness of the drift region is
reduced. This reduced drift region thickness is beneficial not only for reducing the on-
state voltage drop but also for reducing the stored charge and consequently the reverse
recovery power loss [30].
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Figure 1.15: Breakdown voltages for the P-i-N diodes with punch-through design [32].
Theoretical limits of power devices
The semiconductor devices discussed above contain a drift region designed to sup-
port the blocking voltage. The properties (doping concentration and thickness) of the
ideal drift region can be analyzed by assuming an abrupt junction profile with high
doping concentration on one side and a low uniform doping concentration on the other
side, while neglecting any junction curvature effects by assuming a parallel-plane con-
figuration. The resistance of the ideal drift region can then be related to the basic
properties of the semiconductor material.
The solution of Poisson’s equations leads to a triangular electric field distribution
Figure 1.16: Structure, electric field distribution and schematic of an ideal drift region [30].
within a uniformly doped drift region with the slope of the field profile being deter-
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mined by the doping concentration. The drift region can withstand an electric field
lower than the critical electric field EC . Hence the peak of the electric field Em has to
be less or equal than EC , which, together with the doping concentration, determines
the maximum depletion width WD. The resistance of an ideal drift region of area A
can be calculated using the equation [30]:
R · A =
∫ WD
0
ρ(x)dx =
∫ WD
0
dx
qµnND(x)
(1.12)
where µn is the low-field mobility, ND is the doping concentration of the drift region
and WD is the drift region thickness. In case the region is uniformly doped, ND is no
longer dependent on the position and integrating the latter equation yields to
RON,sp =
WD
qµnND
(1.13)
The depletion width WD is
WD =
2BV
EC
(1.14)
where BV is the desired breakdown voltage. The doping concentration in the drift
region required to obtain this BV is given by:
ND =
εSE
2
C
2qBV
(1.15)
hence, the specific on-resistance is easily obtained as a function of the BV
RONideal =
4BV 2
εSµnE3C
=
4BV 2
Baliga′s FoM
(1.16)
The denominator of this equation is commonly referred to as Baliga’s figure of merit for
power devices. It is an indicator of the impact of the semiconductor material properties
on the resistance of the drift region. The cubic dependence of the on-resistance on the
critical electric field for breakdown favors wide band-gap semiconductors such as silicon
carbide and gallium nitride. Some approximations are usually applied to estimate the
on-resistence [33]:
EC ∝ N
y
D
µn ∝ N
−x
D (1.17)
RON,sp ∝ BV
α
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where α is defined as
α =
2− x− y
1− 2y
(1.18)
which gives, for gallium nitride [31], the following approximation
RGaNON,sp = 2.4× 10
−12BV 2.5 (1.19)
Using the same approximations for 6H − SiC [31] and 4H − SiC [30] it yields
R6H−SiCON,sp = 1.45× 10
−11BV 2.6 (1.20)
R4H−SiCON,sp = 2.97× 10
−12BV 2.5 (1.21)
respectively. In the same way, for Si [30]
RSiON,sp = 5.93× 10
−9BV 2.5 (1.22)
1.6.3 Measurements techniques
Many different criteria and measurement techniques have been used in extracting
values. The breakdown voltage BV can hence be defined either visually from the
shape of the breakdown characteristic [34][35][36][37][38], or a given current criteria
as for example when the point-by-point percent increase in the reference parameter
becomes greater than a predefined value [29] or as the voltage at which the current
flowing exceeds the ILeakmax set for the device under test [34][39][40][41][42][43][44].
Literature blossoms with many definitions depending on the measurement technique
used. When a two terminals T1, T2 test is considered, the BV is defined as BVT1T2 and
the most relevant parameter is the current flowing among the two terminals, taking
into account possible parasitic paths causing additional leakage phenomena. Many au-
thors measured gate-source BVGS [34][39][36][40], configuring the drain floating and the
source grounded; others the gate-drain BVDG [34][39][40][42] breakdown voltage after
setting source floating and drain grounded. Another way is to ground both source and
drain, obtaining a voltage that is approximately the smaller between BVGS and BVDG
[34][35][40][45].
In a three terminal test (four terminal when the substrate is considered), the most im-
portant parameter is the BVDS, or its analogous BVDG. The current flowing can either
come from the gate current (G), the source (Ch) or the substrate (Sub), depending on
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which terminal mostly contributes to the breakdown [29].
In case of a three terminal measurement an additional degree of freedom is given by
the possibility to study breakdown in off- (when the device is turned off) or on-state
(when the voltage applied to the gate is higher than Vpo).
Off-state breakdown
For many applications, the off-state drain-source breakdown voltage BVDS is an
important parameter, that can be properly defined as the drain voltage of the turned
off device with respect to the grounded source, where a sharp increase in ID takes
place on the output characteristics. Different mechanisms can jointly contribute to
the breakdown, depending on environmental and technological factors as temperature,
voltage and composition. It is thus impossible to have a precisely defined value for
BVDS, in particular due to two main reason:
• The difficulty in defining the pinch-off voltage of a device. This requires to define
a unique standard to identify it and Vpo to have a low spread. In the first case, a
few methodologies are used that vary on measurement and extraction technique.
On the other side, threshold voltage is technology dependent, thus being different
from one to the other.
• The dependence of the breakdown voltage and VGS [34], correlated to the mech-
anisms contributing which may activate and dominate under different biasing
conditions, each one imprinting a different behavior to the phenomenon.
A breakdown measurement can be carried out performing a sweep in VD, with gate
voltage held constant and source/substrate grounded, monitoring the currents during
the sweep; to avoid destruction of the devices, a compliance is set (usually≈ 1mA/mm)
on all the currents. Unfortunately any voltage controlled technique is not reliable due
to the slow activation of compliance, in this way significantly increasing the possibility
of a catastrophic degradation of the device under test in most cases. For this reason a
different approach has been used, sweeping the drain current instead; this avoid current
runaway and destruction of the device if the range is properly selected.
A reliable technique was developed by Bahl et al. [28]. To characterize the breakdown,
a fixed predefined current is injected into the drain, and the gate-source voltage is
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Figure 1.17: (a) Schematic of the Bahl’s Drain-Current Injection technique (b) example of measure-
ments on a single-heterostructure epilayer structure.
ramped down from a strong forward bias to below threshold, and VDS, VDG and IG are
monitored. The Drain-Current Injection technique, whose schematic is shown in Fig.
1.17(a), traces their loci versus VG at fixed ID on the I − V plane. BVDS and BVDG
are defined for
ID = −IG (1.23)
that implies IS = 0. It is also possible to unambiguously measure BV
G
DS as the max-
imum VDS attained, irrespective of the gate voltage. Additionally, in some cases it is
possible to identify the onset of the channel breakdown BV ChDS . No mathematical ex-
pression can be used in this case, but it can be defined as the voltage at which a sudden
decrease of the slope on VGS, VDS characteristics occurs, provided BV
Ch
DS greater than
BV GDS. At this point it is possible to enlighten different regions Fig. 1.17(b):
1. Linear region. The device is conducting and consequently VDS is very low.
2. Saturation region. VDS increases rapidly; the slope is determined by the finite
on-resistance of the device; the lower limit of this region is BV ChDS , whether it can
be identified, or BV GDS otherwise.
3. Channel breakdown region. This region is not always visible, due to the impos-
sibility to identify a proper BV ChDS in some cases; it is usually defined as the VGS
range from BV ChDS to BV
G
DS. In this region, the source feeds the ID and a channel
breakdown occurs; the gate current contribution is almost negligible. As VGS is
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lowered, the current contribution coming from the source weakens, VDS gradually
increases up to its maximum until the channel is closed and from this point on
the breakdown is almost completely sustained by the gate.
4. Drain-gate breakdown region. When a further decrease of VGS is considered, the
drain-gate voltage is no longer dependent upon the VGS, while the current coming
out from the drain is supplied by the gate itself; the VDS decreases together with
the slope of the I − V characteristic.
Transitions among adjacent regions are not neat and clean, as it is possible to observe
looking at the I − V characteristics, but leakage mechanisms act altogether, each one
with a contribution that may be significant or negligible depending on the voltage range
considered.
Bahl’s technique has some crucial advantages compared to others:
1. It is current controlled, and reduces the risk of device burnout due to current
runaway.
2. Avoids repetitive scans, which is especially useful in unstable devices.
3. It may help to resolve or distinguish from different mechanisms that causes the
breakdown.
On-state breakdown
Besides off-state breakdown, another interesting figure of merit is the on-state the
breakdown, thought of as a significant upturn in the current or a rise in the output
conductance. Somerville et al. [46] gives an insight into the techniques and issues re-
lated to the BV in on-state; moreover, studying the GaAs based materials and devices,
he tries to give a proper definition and develops a Gate-Current Injection technique.
In gallium arsenide devices, carrier multiplication started by channel electrons is often
considered the main responsible for the breakdown. Starting from this hypothesis, a
fraction of the impact ionization generated holes move to the gate, thus increasing IG
and creating the typical bell shape. The gate current is usually some orders of mag-
nitude lower than the drain one; thus, it is more sensitive to impact ionization effects,
and can predict more accurately any sudden increase in the parameters monitored.
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On-state breakdown should also converge to off-state one as the device is turned off.
During the measurement IG is set constant at an optimal value IGoff where the OFF-
state BVDS has been previously measured, ID is increased from IG to a predefined value
(usually 20% to 40% of IDmax), thus plotting a locus of VD versus ID. The on-state
BVDS so defined is consistent for many reasons:
1. It is consistent with BV definition given in off-state, provided the sweep starts
from ID = IG.
2. A rise in the gate current means a rise in ID. Hence, an increase in output
conductance follows, and its locus is defined too.
3. The technique allows investigation of the physics lying behind.
4. It give a reasonable prediction of the device burnout.
Additional single spot measurements confirm the result of this technique to be safe and
reproducible.
On-state BVDS is also a useful tool to predict burnout in GaAs devices. In the off-state
IG is almost purely tunneling and TFE dependent; as the drain current increases, im-
pact ionization starts to generate holes which move to the gate. But IG is set constant,
so VDG must drop. Burnout takes place at almost the same IG, regardless of ID so long
as the device is fully on. Thus, it can be associated with the total multiplication cur-
rent, efficiently monitored observing gate current characteristic. The selection criteria
may depend on the technology used and on the epitaxial design of the device under
test. Unfortunately, this technique cannot be applied to the GaN . In gallium nitride
technology, impact-ionization is negligible; tunneling mechanisms usually dominate the
gate current, which cannot be used to monitor hot electron phenomena. In order to
overcome this issue, electroluminescence measurements have been used; in GaN it is
due to intraband transitions of highly energetic carriers, thus it can be used as an
alternative method to study hot carrier behavior under different biasing condition.
1.6.4 Mechanisms leading to breakdown
Many different mechanisms can lead to breakdown. By increasing the voltage dif-
ference at the drain terminal, the whole potential difference will increase, in this way
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increasing the electric field in the device. Hence, carriers will be subject to higher elec-
trical forces, and would drift to lower potential regions moving through intermediate
potential levels until they reach the drain; the path these carriers chose to follow de-
fines different breakdown mechanisms. The more the epilayer structure of the devices
is complex, the more the probability of potential breakdown mechanisms have to be
considered. The paths can be generated laterally and located into a semiconductor
layer, in an insulator layer, in an interface between layers, in the ambient or even be-
tween different devices if the device insulation used, Mesa or implantation, has not
properly been performed during fabrication process; or it can be vertical through the
substrate, especially in n-type substrates.
Impact ionization mechanism
In off-state, leakage current is dominated by many phenomena, including tunneling,
TFE and hopping; hence, off-state BVDS strongly depends on them. When dealing
with Si or GaAs [47] technology, as the device is turned on, electrons flow through the
high-field gate-drain region, where they undergo impact ionization, with a consequent
production of hole-electron pairs, increasing the overall carriers; in particular, a hole
fraction escape to the gate, thus increasing IG. In semi-on biasing condition, all the
phenomena jointly contributes to the gate current. When the device is finally fully
on, the latter dominates, and the on-state BVDS becomes quite vertical due to the
exponential dependence of the impact ionization on field.
For a given biasing condition, the gate current is determined by electrons flow through
the gate due to off-state phenomena and by the fraction of holes generated by impact
ionization that are collected by the gate itself
IG = ITFE + Iii (1.24)
while off-state phenomena mainly depend on extrinsic carrier concentration, gate Schot-
tky barrier height and biasing condition. In order to avoid extremely complex calcu-
lations that will require a detailed knowledge of the field in the channel and of the
ionization rate, it is possible to use an expression experimentally verified in literature
[48]
Iii = AIDexp
( −B
VDG − VT
)
(1.25)
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where A is a scaling constant that depends on device design, while B has to be deter-
mined by sidegate measurements. Carrier multiplication depends linearly on the carrier
flux, ID, and has an exponential dependence on the field in the drain-gate region. The
model considered properly fit both the initial drop in on-state BVDS when in semi-on
condition and the typical vertical behavior in fully on-state. Moreover, it gives an exact
prediction of the initial rise and subsequent saturation of impact ionization that is seen
in the sidegate measurements. Finally, it is a useful mean to foresee burnout, helping
to identify a critical current above which constant impact ionization corresponds to
constant gate current.
Increasing ns results in much more vertical on-state BVDS loci. In devices with higher
ns, off-state BVDS is low, and so it is the field in the channel and the transition from
off-state phenomena into impact ionization is slower, causing a slight degradation of
the on-state BVDS. So, decrease in ns means off-state BVDS improves, and so does the
contribution of impact ionization on on-state BVDS as well.
Examination of allowable load-lines makes it clear that the shape of on-state BVDS
is crucial to power limit for the different designs. In high ns devices, the locus inter-
sects the load-line close to the off-state, and the device is limited almost exclusively
by gate thermionic field emission; engineering the SBH would help to improve power
performances. In case ns is low, the intersection is far from the off-state, and impact
ionization dominates: other approaches, such as composite channel or reduced indium
concentration should be used.
Somerville reports interesting results. GaAs-based devices show a negative trend for
off-state BVDS while increasing the temperature and a positive one for on-state BVDS;
on the other hand, BVDS drops both in off- and on-state with the temperature when
testing InP -based devices.
Given these results, while in InP the main mechanism seems to be tunneling/thermionic
field emission, in InGaAs in on-state, taking into consideration its positive dependence
with the temperature, impact ionization has a major role. Analysis of the IG/ID ratio
versus 1/(VDG − |VT |) reveals that, at lower values, a typical impact ionization behav-
ior can be observed, with a strong dependence from ID. At higher value, where ID is
lower, the ratio is almost constant, suggesting that an ID independent phenomena is
dominating, as tunneling/TFE [47].
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Bulk threshold leakage breakdown mechanism
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Figure 1.18: Punch-through on a single-heterostructure HEMT. IS (blue line) suddenly increases,
due to the formation of a parasitic path along the channel.
When a three-terminal breakdown variable current injection measurement is consid-
ered, under particular circumstances, the I − V output characteristic shows a sudden
increase of ID, not followed by IG, which eventually stays some order of magnitude
lower than the drain current (see Fig. 1.18); additional two-terminal gate-drain mea-
surements show no sudden increase of the leakage current, hence indicating that the
gate does not leak, and it could not feed any possible current surge as seen in the
three-terminal measurement. In the same way, when a fixed current value is forced to
the drain while reducing the gate voltage from on-state to off-state, the drain voltage
rapidly increase to maintain the current level imposed, but the gate one remains almost
constant or decreases.
Most often, in GaN , monitoring the current coming from the source reveals that the
sudden increase seen is sustained by the source, and a parasitic path is created between
the two terminals through the buffer layer underneath the depletion region; thanks to
the high electric field due to the high VDS applied, carriers acquire high levels of energy
which in some cases, depending on the epitaxial structure and on the thickness of the
depletion region and on the biasing condition at the gate, can move deep into the bulk
and travel to the drain. This effect is well known in literature as space charge injection
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into the GaN buffer layer [49], carrier spill-over [50], or buffer layer punch-through
effect [51][52].
Schottky drain reverse bias tunneling leakage breakdown mechanism
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Figure 1.19: Tunneling on a single-heterostructure HEMT. When the breakdown takes place, IG (red
line) increases, approximately following ID due to tunneling leakage phenomena.
As reported by many authors [53][54], tunneling leakage currents flowing through
the Schottky gate in reverse biasing conditions is influenced by many factors; most
important are temperature, vertical electrical field at the gate edge and the strain of
the top-barrier layer. Two mechanisms dominate: tunneling from metal into the semi-
conductor, which the more the reverse biasing condition is severe the more it increases;
the second is associated with the presence of dislocations that generate leakage current
paths, often consistent with hopping phenomena or trap assisted tunneling. Fig. 1.19
show a breakdown measurement where the breakdown takes place due to tunneling
phenomena through the Schottky gate contact in reverse biasing condition. When the
drain current increases, the main contribution comes from the gate; at VDS ≈ 180V , a
sudden surge in ID occurs, followed by IG.
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Figure 1.20: Breakdown measured with substrate left floating(solid line) and biased to ground (dashed
line) on a LGD = 15µm device. In the first case, the BV increase over 500V . In the second it is
≈ 150V ; in this case the contribution to the (drain) leakage current comes from the substytate. Similar
results have been found on the different epilayer designs considered.
Substrate leakage breakdown mechanism
As previously seen, leakage phenomena are not only horizontal, but in many cases
a meaningful path exists from one terminal through the substrate. This leaking path
becomes extremely important when the substrate is grounded or biased. The amount of
the leakage strongly depends on the ability of the substrate to isolate upper layers from
the bottom; this can be improved, for example, with an optimization of the epilayer
structure and the presence of additional doping into the buffer and/or the substrate
itself. Fig. 1.20 shows brealdown measurements carried out on a single device with
substrate floating and grounded. On the other side, when the substrate is left floating,
due to a self-biasing effect, it can reach a voltage apt to create a parasitic path between
source and drain [55], decreasing the BV .
Inter-device insulation leakage breakdown mechanism
Another cause of leakage is the current flowing between neighboring devices. For
this reason, inter-device (Mesa)-insulation is used to hinder carrier flow to other devices;
moreover, it also provides insulation at off-state conditions between source and drain
ohmic contact of the device itself. Otherwise, lack of insulation can cause carriers to
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find additional leaking path increasing sub-threshold leakage currents. The insulation
ability strongly depends on the Mesa type insulation. Mesa recess with the use of
Cl2/BCl3 reactive ion etching creates conductive states created at the edge of the
active area used as a path to carriers in high voltage biasing conditions; also, the gate
Schottky metal contact crosses the 2DEG carriers reach zone, creating gate leakage.
Another technique can be used and consist in 14N+ multi-energy implantation. Here
it is essential the dose of the implantation: if the implantation dose is too small, it
may not be effective leaving the strain of the AlGaN top-barrier layer and remains
of carriers reach volumes in the 2DEG; excessive implantation can cause damages,
creating new conductive defects in the GaN buffer [32].
Other sources of sub-threshold leakage breakdown mechanisms
Besides the major sub-threshold leakage mechanisms, there exist additional paths
that are less probable to be involved. The path between gate and drain contacts
through the AlGaN − SiN passivation interface and/or interfaces between silicon ni-
tride passivation with different N concentrations are may be candidate to leakage phe-
nomena. A common catastrophic breakdown can take place at high voltages through
arcing into the air usually involving neighboring contacts of the device. Every layer
added to the structure can contribute to create additional leaking path hence increasing
the chances of breakdown.
1.7 Reliability Issues
Thanks to the outstanding properties of gallium nitride, the continuos development
of technology has given proof of the excellent performances of GaN -based HEMTs
in a wide range of application, from RF to high-power switching applications. De-
spite the large effort spent in recent years, with a substantial increase of published
papers concerning device’s robustness, a gap concerning reliability aspects has still to
be filled.
This gap finds its origin in part due to the continuous evolution of the technology
which, even if it has greatly improved, is still far from maturity, partly due to the
lack of knowledge concerning failure modes and mechanisms. A common approach to
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Figure 1.21: Failure mechanisms recently identified on GaN HEMTs. In red, thermally-activated
mechanisms; in blue, mechanisms related to the presence of hot electrons, which are common to all
high-voltage FET; in green, mechanisms which are peculiar to GaN devices, due to the polar and
piezoelectric nature of this semiconductor material [56].
study reliability for standard semiconductor technologies is to use a three-temperature
accelerated life-tests to extract the life-time of a device: devices are biased on the real
operative point and, using the temperature as degradation accelerating factor, it is
possible to build a diagram that provides the estimation of the life-time of a device at
the real temperature and bias operation using failure times extracted.
In fact, GaN shows different degradation modes (Fig. 1.21) and has no clearly defined
degradation accelerating factors or degradation laws; hence, these techniques cannot
be considered reliable. Indeed, many authors do not report thermally activated failure
mechanisms or negative temperature correlated failure mechanisms. Moreover, infant
mortality still plague GaN technology, clearly indicating it is not still mature.
From the literature, temperature has been identified as an accelerating factor for passi-
vation stability and for contacts degradation with metal diffusion on the semiconductor
or inter-mixing of the metal layers that respectively cause variation of the Schottky
barrier and of the ohmic contact; hot-electrons have been associated to trapping ef-
fects on the surface or within the semiconductor layers. Besides these effects, already
encountered in other technologies, GaN materials, even due to the polar nature of
the device structure, have been correlated with new degradation effects, the gate-edge
degradation and bulk-trap generations.
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Figure 1.22: Illustration of GaN HEMT under reverse bias between gate and drain. Mechanical
tensile stress (yellow) is induced by the vertical electric field (white) through inverse piezoelectric
effect. [57].
1.7.1 Gate related degradation phenomena
When operative, GaN High Electron mobility transistor are subject to high volt-
ages, and the electrical field can reach values of severalMV/cm, with a severe condition
especially at the drain-edge of the gate contact, see Fig. 1.22. The presence of defects
closely located to it may favor electron migration from the metal to the AlGaN barrier
layer due to trap assisted tunneling. Reverse biasing the gate and progressively reduc-
ing the gate voltage, it has been reported that an abrupt increase of the leakage current
takes place after a critical voltage that depends upon the technology. Before this crit-
ical point, no degradation occurs; beyond it the gate current show a non-recoverable
current increase of a few order of magnitude, an increase of dispersion and sometimes
an increase of the ohmic contacts parasitic resistance and a decrease of the saturation
current IDSS [58]. This phenomena have been widely studied in literature [59][60].
Many authors reported a correlation between increase of current collapse effects and
increase in leakage currents, that suggests formation of traps in the AlGaN barrier
close to the gate edges, where the field has its peak. Joh et al. [59] explain it using the
concept of converse piezoelectric effect. The model takes into consideration the piezo-
electric nature of GaN and AlGaN materials and the extremely high vertical electric
field within the barrier layer in the normal HEMT application. Indeed, the latter
is subjected to significant in-plane tensile stress (with stored elastic energy) due to
the polarization contributions, both spontaneous and piezoelectric, even without bias.
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When a reverse bias is applied, the vertical component of the electric field at the gate-
edge sharply increases, thus enhancing the tensile strain and the stored elastic energy,
particularly at the edge of the gate where the field reaches its maximum value. Once a
certain critical level of stored elastic energy or strain is reached, crystallographic defects
can be produced in the AlGaN especially at the points where the sum of the intrinsic
and the applied field is maximum. These defects can then promote the injection of
electrons from the gate into the AlGaN barrier layer, through a trap-assisted tunneling
mechanism, inducing parasitic paths for the leakage current increase. Consequently,
defects can degrade the electrical characteristics of the transistors by affecting trans-
port properties or by inducing trapping effects. Shen demonstrated that relaxation,
although only partial, of the AlGaN barrier causes degradation of both 2DEG mobility
and carrier concentration. Once injected, electrons traveling through the the AlGaN
barrier acquire extremely high energy levels, which they relax when entering or trav-
eling into the channel due to intra-band transition that generates electroluminescence
signal that can be captured with an electroluminescence microscope. Thus, each jump
visible in the current characteristics, caused by carrier injection, can be correlated with
formation, or increase, of hots spots, usually associated with weak points correlated to
existing of generated defects. This gave birth to various failure analysis techniques, in
particular Transmission Electron Microscopy analysis (TEM), to try to confirm the
failure mechanism with a clear signature of the material defect creation. In fact, using
TEM , it is possible to identify crack and pits [61][62] in between gate and AlGaN
barrier layer, usually located in the the drain side of the gate contact, whose formation
is enhanced by time and temperature.
1.7.2 Hot electron induced degradation
The high-voltage breakdown and the high current capabilities can allow device op-
eration with the simultaneous presence of very high power levels. In this condition
electrons are accelerated by the high electric-field can reach energies much higher than
the equilibrium value. These hot electrons can overcome energy barriers, dissipate en-
ergy colliding with the crystal lattice and hence create defects or dangling bonds which
may act as deep levels or traps. Hence, hot electron can cause degradation processes
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and trapping phenomena within the passivation or GaN layers. The interaction with
the AlGaN layer can indeed enhance the crystal defect propagation and increase the
vertical leakage but so far there is no clear evidence. In GaN−HEMT technology, the
impact-ionization is negligible and the gate current, usually dominated by tunneling
injection mechanisms, cannot be used as a hot-electron indicator.
An alternative method for hot electron evaluation comes from the electroluminescence
measurements (EL). EL is usually due to intra-band transitions of highly energetic
electrons. In GaN devices, this is not due to band-to-band recombination, but typ-
ically associated with hot-electrons accelerated by the high longitudinal electric-field
in the channel, which scatter with charged centers releasing the energy in the form of
photons [63, 64]. At low VGS below the pinch-off voltage, the drain-to-gate voltage is
maximum inducing the maximum electric-field; but, due to the absence of electrons
in the channel, the emission intensity is zero. Increasing the gate voltage, the carri-
ers start flowing and are simultaneously accelerated by the high electric-field in the
gate-drain region, thus increasing the light emission in particular at the drain-edge of
the gate, where electric-field reaches its peak. But at the same time, the increase of
the gate voltage causes the decrease of the drain-to-gate voltage and consequently of
the electric field. When the carrier increase can no longer balance the electric field re-
duction, EL intensity decreases. Increasing the drain voltage, the EL keeps the same
bell-shaped behaviour, but it increases its intensity with a near-exponential trend, and
it slightly shifts the VGS corresponding to the EL-peak, depending on the different
trade-off between electron concentration and electric field intensity at higher drain
voltages. Therefore, the electro-luminescence measurements at different gate voltages
gives an efficient method for the hot-electrons evaluation.
In the recent years, hot-electron degradation has been proposed as the dominant failure
mechanism on GaN − HEMTs just in few works. Coffie et al. [65] have presented
a RF -power degradation with a negative activation energy, typical of hot-electron in-
duced degradation. Meneghesso et al. [66] have shown bigger performance reduction on
semi-on state stress with respect to on-state (higher temperature) and off-state (higher
electric field) stress, followed by a remarkable slow-trapping phenomena especially at
the highest current tests.
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Chapter 2
Devices description
During this work, many different epilayer designs have been tested. The analysis
has involved both depletion-mode and enhancement mode wafers.
The normally-on wafers here considered have no doping; some of them have n-type
SiC substrate, others have been grown on semi-insulating SiC and have an additional
5 · 1018 cm−3 Si-doped capping layer. Epilayer designs include single-heterostructures
and double-heterostructures. All the informations relative to their structure are re-
ported in Table 2.1. The only exception consists in a different single-heterostructure
wafer, hereafter labelled SH : BV , whose epilayer design cannot be given; devices from
this wafer have been used for some tests on the breakdown, and it will be stated in the
breakdown results chapter.
As far as normally-off devices are concerned, available wafers include single heterostruc-
tures with different buffer dopings (carbon or iron) or with no doping at all, double-
heterostructures and an improved heterostructure using an AlGaN back-barrier grown
over a carbon doped buffer. Other differences include the availability of a capping
layer, doping with a rare gas into the substrate and the application of a p−GaN gate.
Table 2.2 summarizes the characteristics of the normally-off wafers epilayer structure.
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Table 2.1: Epilayer structure of normally-on wafers.
Wafer ID Substrate Nucleation Buffer Back-barrier Channel Barrier Cap Gate
SH-A SiC AlN GaN - - AlGaN - -
n-typ 360nm 2400nm - - 30nm 23% - -
SH-B SiC AlN GaN - - AlGaN - -
n-type 360nm 1750nm - - 30nm 25% - -
SH-C SiC AlN GaN - - AlGaN GaN -
semi-ins. 50nm 1550nm - - 17nm 25% 5nm, 5 · 1018 -
DH-D SiC AlN - AlGaN GaN AlGaN - -
n-type 360nm - 1840nm, 5% Al 15nm 30nm, 23% Al - -
DH-E SiC AlN - AlGaN GaN AlGaN GaN -
semi-ins. 350nm - 1600nm, 5% Al 35nm 18nm 25% Al 5nm, 5 · 1018 -
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Table 2.2: Epilayer structure of normally-off wafers.
Wafer ID Substrate Nucleation Buffer Back-barrier Channel Barrier Cap Gate
SH:C SiC AlN , 300nm GaN : C, 3100nm, 2 · 1018 - GaN AlGaN 3nm -
n-type 100nm 13nm, 23% Al 5 · 1018 -
DH:C SiC AlN , 100nm GaN : C, 3150nm, 2 · 1018 AlGaN GaN AlGaN - p−GaN
n-type UID GaN , 1µm 500nm, 5% Al 35nm 14nm, 23% Al - 100nm
DH SiC AlN , 100nm - AlGaN GaN AlGaN p−GaN
n-type 3560nm, 5% Al 35nm 14nm 24% Al 103nm
DH+Ar SiC AlN , 300nm - AlGaN GaN AlGaN - p−GaN
n-type 3560nm, 5% Al 35nm 14nm, 24% Al - 103nm
Ar+ impl. - - - -
SH:Fe SiC AlN , 80nm UID GaN , 200nm AlGaN p−GaN
n-type GaN : FE, 2070nm, 2 · 1018 14nm 23% Al 102nm
UID GaN , 1µm -
SH:Fe+Ar SiC AlN , 80nm UID GaN , 200nm AlGaN p−GaN
n-type GaN : FE, 2070nm, 2 · 1018 14nm 23% Al 102nm
Ar+ impl. UID GaN , 1µm - - -
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Parasitics
Even if it has proved excellent performances, GaN technology still suffers from
current collapse due to trapping effects at the surface or/and in the buffer. This
instability causes the increase of the RDSon, which can be defined as the ratio VDS/IDS
in linear region, in dynamic mode during the switching on.
Unfortunately, in this way the RDSon contributes to losses in the real application, and
it consequently must be reduced in order to improve the efficiency in the switching
mode power supply. Thanks to the high voltage and high current dynamic RDSon set-
up developed, it is possible to perform such measurements giving a direct feedback to
the epitaxy and to the technology development team.
3.1 Performances
3.1.1 Normally-on devices
A basic characterization has been carried out on the normally-on devices. All
Table 3.1: Parameters extracted from normally-on measurements.
Parameter SH-A SH-B SH-C DH-D DH-E
IDmax A/mm 720 750 680 430 570
Vpo V −2.6V −2.5V −1.5V −1.7V −0.8V
devices from SH wafers show comparable maximum output currents (see Fig. 3.1
47
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Figure 3.1: DC characterization of normally-on devices: (a) output comparison of LGD = 6µm
devices at VGS = 1V (b) ID–VG and (c) IG–VG comparison of LGD = 6µm devices VDS = 0.1V
(dashed line) and 10V (continuos line).
and Table 3.1). While wafer SH − A and SH − C report similar values both in on-
and off-state conditions, HEMTs from SH −B have gate leakage currents 2 order of
magnitude lower; Vpo is -2.6 V and -2.5 V for SH − A and SH − B, -1.5 V in devices
from wafer SH − C. In DH HEMTs maximum output currents are substantially
lower than SH; gate leakage currents are 10−11A/mm and 10−8A/mm for the former,
10−9A/mm and 10−6A/mm in the latter in on- and off-state respectively. Threshold
voltage is −1.7V for wafer DH − D, −0.8V for DH − E. DH − D devices, grown
over n-type SiC substrate and without capping, show some interesting effects, see Fig.
3.1(b) and Fig. 3.1(c). The first is very low sub-threshold currents, which are ≈ 3 order
of magnitude lower than other devices at VDS = 10V ; moreover, threshold voltage is
less sensitive to VDS changes, that means also minor Drain Induced Barrier Lowering
(DIBL) effect, hence improved robustness of devices blocking capabilities. Finally,
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(a) (b)
Figure 3.2: Leakage currents for DH and SH:Fe, implanted and not, epilayer strucutures.
the double-heterostructure reduces ns, causing a shift of Vpo towards positive voltages.
The application of the capping layer causes an additional positive Vpo shift.
3.1.2 Normally-off devices
DC characterization carried out on normally-off wafers report interesting results.
Carbon doped devices show good performance, but with the drawback of high leak-
age currents. Among the other wafers, SH:Fe wafers have higher IDS and RON but
lower Vpo than DH wafers. Substrate implantation, performed using rare gas Ar
+ to
avoid introducing unintentional n/p-type doping, has negligible effects on DC charac-
teristics and parameters in SH:Fe wafer. AlGaN/GaN/AlGaN devices report different
behaviors whether they have been implanted or not: implanted devices have lower IDS
and higher Vpo. Moreover, non-implanted GaN:Fe and AlGaN/GaN/AlGaN have the
same order of sub-threshold current; such a similarity is visible for implanted devices
too. A small difference is present between non-implanted and implanted wafers. Ion-
implanted wafers report an additional reduced peak in the transconductance at lower
voltages than the main one. Further investigations are necessary to fully understand
the nature of this peak.
As can be seen on Fig. 3.2(a), an increase of drain leakage in off-state (IDoff ) in ID−VG
curves on grounded SiC substrate devices; on n-type substrate devices, an additional
conductive vertical path connect the top layers to the SiC, and hence current can flows
through the substrate; the phenomenon is more pronounced (approximately one order
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Figure 3.3: Comparison of dinamic measurements results between n-type SiC substrate devices
(dashed line) and those with semi-insulating substrate and capping layer (solid line). Test carried
out report the results do not depend on the presence of an AlGaN back barrier.











    

	



	











	
	
	
	
		
		
	


 !
		


 
Figure 3.4: Comparison of DC measurements results between SH (dashed line) and 15nm channel
DH (solid line). Both the epilayer structure have n-type SiC substrate and no capping.
of magnitude) on SH:Fe than the DH. In both cases, the Ar+-implantation effectively
suppress the substrate current. Fig. 3.2(b) shows the leakage flowing through SiC
substrate carried out in the different epilayers structures. Clearly Ar+-implantation
significantly improve the vertical leakage current; this technique introduces new traps
due to displacement damage of the impinging ions. These traps capture electrons
flowing through the substrate consequently reducing the overall vertical current.
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3.2 Trapping and instability
3.2.1 Normally-on devices
Pulsed measurements were carried out by using a custom DIVA-like system. Results
have enlightened on two different behaviors. Current collapse in most of the wafers
is lower than 15%. Devices grown over n-type SiC, which are also uncapped, show
a pronounced kink phenomena that disappear by increasing the bias drain voltage in
off-state condition VDqbp (Fig. 3.3(a)). Those with semi-insulating SiC substrate do
not have such kink effecting pulsed condition. Kink is attributed to electron trapping
in the buffer under the gate, since it is due to a threshold voltage shift only (see dashed
lines in Fig. 3.3). In these devices, at high VDSqbs, field assisted detrapping phenomena
occur hence removing trapped electrons and consequently the kink effect. Hence charge
trapping in the buffer layer is removed, and no kink can be observed.
To better understand kink phenomena, measurements sweeping VDS from 0V towards
higher voltages light improves ID due to photo-assisted detrapping (Fig. 3.4); during
sweep from high-to-low voltages no relevant kink is present, thanks to the previous
high field assisted detrapping during the low-to-high VDS sweep. The n-type SiC is
more prone to kink effect that can hence be attributed to the substrate.
3.2.2 Normally-off devices
In normally-off devices, Ar+-implantation on SiC seems to cause a consistent
threshold shift in both AlGaN/GaN/AlGaN Double Heterostructures and Single Het-
erostructure with Iron compensation wafer (Fig. 3.5); this suggests increased traps
population into the buffer layer under the gate; no differences are visible in the re-
duction of the transconductance peak, suggesting no alteration of the trapping in the
access regions.
In C-doped wafers, peak reduction and RON increase are caused respectively by trap-
ping in the access regions and into the buffer under the gate. Current collapse and
RDSon grow and transconductance drops steeply while increasing the VD of the quies-
cent bias point as reported in Fig. 3.6, suggesting that Carbon-doped devices greatly
suffer from trapping effect with respect to DH undoped or SH:Fe doped ones.
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Figure 3.5: Pulsed measurement carried out on SH:Fe with n-type SiC (left) and Ar+ ion-implanted
SiC (right).
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Figure 3.6: Comparison of the current collapse and on-resistance varying the quiescent bias point.
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(a) (b)
Figure 3.7: (a) RDSon transients performed on SH:C, DH:C, DH, SH:Fe and (b) activation energy
associated to H1 (detected only in the SH:C devices), E1 and E2 (detected in the SH:C, DH:C and
DH devices).
The comparison between the normalized RDSon-transient, see Fig. 3.7, performed on
one representative device for a subset of the available wafers, show interesting results.
DH:C samples display a much lower initial dynamic RDSon collapse, suggesting that
the introduction the AlGaN back-barrier is beneficial for the suppression of the dy-
namic RDSon collapse. A further improvement is obtained through the use of double
heterostructure devices without any Carbon doping. An almost complete suppression
of the RDSon collapse was obtained by using the single-heterostructure devices with
iron-buffer compensation.
RDSon transient has been measured at different temperature in order to extract the
traps activation energy. The results of the current transients for the SH : C, DH : C,
and DH samples, reveal the presence of three distinct processes, here referred as H1
(detected only in the SH:C devices), E1 and E2 (detected in the SH:C, DH:C and DH
devices), which are thermally activated.
The deep-level H1, modeled as a deep-acceptor state and located at (EV + 0.84 eV ,
σ = 3× 10−13 cm2) within the band-gap, could be ascribed to the deep-acceptor states
intentionally introduced by the Carbon-doping. E1 (EC − 0.85 eV , σ = 4× 10
−14 cm2)
and E2 (EC−0.83 eV , σ = 10
−15 cm2) (detected in the SH:C, DH:C and DH samples),
which compete with H1 by inducing a decrease in dynamic RON , reveal similar signa-
ture with both GaN and AlGaN -related defect-states. Although the DH:C samples
have a Carbon-doped buffer, samples do not display the signature of the Carbon-related
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H1 trap. This result suggest that AlGaN back-barrier placed between the GaN chan-
nel and the Carbon-doped GaN buffer effectively reduces the possibility of trapping
carriers at Carbon-related impurities.
Chapter 4
Breakdown
4.1 Dependency of the breakdown BV on the gate
voltage
Off-state breakdown measurements have been carried out on SH : BV wafer by
means of a semiconductor parameter analyzer: logarithmic drain current sweeps have
been executed at several gate voltage level, starting from a low VGS biasing condition
up to a gate voltage close to pinch-off. Currents contributions coming from gate, drain
and source have been separately evaluated, in the attempt of achieving a detailed
description of the breakdown process.
Results of current-controlled ID − VD measurements indicate that devices can operate
in a sustainable breakdown condition. Breakdown is reached when the drain current
approaches a critical level. Above this level, the slope of the ID − VD curve shows
a rapid increase, and the voltage is usually almost pinned at BVDS. For low gate
voltage levels, in the whole analyzed voltage range, drain and gate currents are almost
equal; no meaningful contribution to the breakdown process comes from the source.
In this condition, when the gate is at high negative bias, the channel region is almost
completely depleted and no significant current can flow between source and drain.
For low gate voltage levels, in the whole analyzed voltage range, drain current is
almost equal to gate current, while source current gives no significant contribution to
the breakdown process; when the gate is at high negative bias, the channel region is
depleted and carriers flow between source and drain is negligible. Based on previous
55
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Figure 4.1: Measurements carried out on AlGaN/GaN HEMTs with an n-type silicon carbide sub-
strate. The devices have a gate-source distance of 0.8µm, a gate-drain distance of 4µm, a gate length
of 0.5µm, and a gate width of 100µm. The pinch-off voltage of the analyzed devices is −2.6V . ID
critical level is ≈ 455mA/mm, while the BVDS ≈ 180V at VGS = −6V .
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Figure 4.2: Evolution of BVDS current characteristics (a) ID (b) IG and (c) (d) their behavior in
BV range, while increasing VGS from −6V to −3V , step 0.4V .
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literature reports, the following two theories can be used to explain the fact that
breakdown (drain) current is almost completely sustained by gate current: (i) when VGS
is significantly lower than the pinch-off voltage, gate-drain leakage dominates the drain
current flowing. Several leakage conduction mechanisms, such as thermionic emission
[54], tunneling-induced current [54], or surface hopping [53], altogether contribute to
the overall leakage current. Beyond a critical drain voltage level, breakdown may occur
due to a hopping mechanism [53], in this way causing a steep increase in ID. (ii) at
high drain voltage levels, impact ionization may occur due to the injection of electrons
from the gate (gate-injection [54]) and it may eventually, when VDS get close to BVDS,
cause a significant increase in breakdown current. On the other hand, results indicate
that, for gate voltage levels close to the pinch-off, breakdown current almost completely
comes from the source, and a negligible contribution is feed from gate. This behavior
can be explained by considering that with increasing gate voltages, the depth of the
space charge region is significantly reduced. Hence, a parasitic path between source
and drain may become possible, due to the space-charge injection (or punch-through)
of electrons in the GaN layer.
4.2 Electroluminescence measurements
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Figure 4.3: VGS = −6V and −3V EMMI measurements carried out on AlGaN/GaN HEMTs with
an n-type silicon carbide substrate. The devices have a gate-source distance of 0.8µm, a gate-drain
distance of 4µm, a gate length of 0.5µm, and a gate width of 100µm. The ID current during EMMI
tests shows a VDS shift to higher voltages due to breakdown walkout.
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(a) (b)
(c) (d)
(e)
Figure 4.4: EMMI Images show the main hot spots at VGS = −3V (a) ID = 0.1µm (b) ID = 130µm
(c) ID = 300µm (d) ID = 550µm (e) ID = 800µm.
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Figure 4.5: False color EMMI image showing the spatial distribution of emission, from blu (low
intensity) to red (high emission intensity).
Electroluminescence investigation has been carried out to gain further insight into
the physical origin of the breakdown phenomena: the emission pattern of the devices
was measured both at VGS = −3 and −6V . Results (Fig. 4.3 and Fig. 4.4) indicate
that when the HEMTs are biased in sustainable breakdown conditions, a significant
light emission is detected along the width of the gate. Comparing the results at the
same biasing condition, emission patterns measured at the two gate voltage levels,
VGS = −3V and VGS = −6V , are quite similar, despite the origin of breakdown cur-
rent is different.
This result suggests that, independently of the origin of breakdown current, the highly
accelerated electrons (either coming from the gate if VGS = −6V , or from the source if
VGS = −3V ) injected towards the drain may release their excess energy (in proximity
of the drain) by emitting visible light. It is worth noticing that emission originates
from several hot spots distributed all along the width of the gate: these spots repre-
sent preferential breakdown sites, and possibly correspond to weak areas originated by
defects formation during layer deposition and/or processing.
60 4.3. Effects of temperature on the BV
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Figure 4.6: Temperature measurements carried out ranging from 25◦ C to 200◦ C on AlGaN/GaN
HEMTs with a silicon carbide substrate. The devices have a gate-source distance of 0.8µm, a gate-
drain distance of 4µm, a gate length of 0.5µm, and a gate width of 100µm. Two different BV trends
are visible: a low temperature one and a high temperature one those temperature coefficient is negative
and positive respectively.
4.3 Effects of temperature on the BV
To achieve a better understanding of the origin of breakdown, ID − VD character-
ization in current-controlled mode at several temperature levels has been carried out.
Results obtained with VGS = −6V are summarized in Fig. 4.6: similar results were
obtained also at VGS = −3V . With increasing temperature, a significant increase in
the leakage current components was detected (see Fig. 4.6(b), for voltages smaller than
150 V). Remarkably, despite the strong increase in gate leakage current, breakdown
can be detected in the whole analyzed temperature range, as a sudden increase in drain
current. It is clear from measurements results in Fig. 4.6 that the breakdown voltage
has a non-monotonic dependence on temperature: with increasing temperature up to
100 ◦C, BV decreases from ≈ 170V to ≈ 155V , thus showing a negative temperature
coefficient. On the other hand, a further increasing of the operating temperature causes
BV increases to 186V; at higher temperature range, a positive temperature coefficient
has been found (see Fig. 4.7(b)).
The non-monotonic behavior seen so far can find a possible explanation in the co-
existence of two different mechanisms. Increasing temperature between 30 and 100 ◦C,
significantly increases gate-drain leakage current components, and this determines a de-
crease in the breakdown voltage; these results and explanation are coherent to what ob-
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Figure 4.7: Temperature measurements carried out ranging from 25◦ C to 200◦ C on AlGaN/GaN
HEMTs with a SiC substrate. Two different BV trends are visible: a low temperature one and a high
temperature one those temperature coefficient is negative and positive respectively.
served in [53]. Concerning the increase in breakdown voltage detected for T > 100 ◦C,
the following considerations can be made: previous reports suggested that breakdown
current may partly originate from impact ionization. Under this assumption, the in-
crease in temperature causes a decrease of the impact ionization rate because of the
increased lattice vibrations; hence breakdown would be more difficult and this would
result in a positive temperature coefficient in the high temperature region.
A contribution of impact ionization to the total breakdown current can not be ruled
out, considering the very high electric fields applied to the devices in sustainable break-
down conditions. However, experimental results suggest that, at high temperature
levels, breakdown current originates from a different mechanism, i.e., an increased
drain-source leakage. This can be understood by analyzing Fig. 4.8: consistently with
what described in Fig. 4.2, results in Fig. 4.8 indicate that in the temperature range
between 30 and 100 ◦C, the contribution of source-drain current is negligible, compared
to gate-drain current components. On the other hand, for temperatures greater than
100 ◦C (and high drain voltages) source-drain leakage starts contributing to the break-
down current (see the curves measured at 200 ◦C in Fig. 4.8). The positive temperature
coefficient of breakdown voltage in the high temperature region (T > 100 ◦C) can be
possibly explained by considering that with increasing temperatures, the conduction of
electrons through the buffer can be limited by the increased phonon scattering, which
results in a reduction of electron mobility. Due to such mobility reduction, source-
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Figure 4.8: Temperature measurements carried out at different temperature. Drain, gate and source
current are visible.
drain current contribution to the breakdown current weakens, and BV consequently
improves.
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Figure 4.9: Comparison at LGD = 3µm. (a) normally-on SH and DH devices; BV measured at
800µA/mm (b) normally-off SH:C, SH:Fe, DH; BV measured at 50µA/mm.
Fig. 4.9 show a comparison among normally-on SH − A and DH − D wafers for
LGD = 3µm. Results show a meaningful improvement on BV when an additional
AlGaN back-barrier layer is used with respect to the standard GaN , regardless of the
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geometrical parameters of the devices under test. For the conventional GaN buffer
layer the channel volume under the gate is totally depleted by the gate induced field;
while increasing the drain-gate voltage, if the electric field is high enough, the electrons
can acquire a high energy level and easily bypass this field and travel through the buffer
layer to the lower potential regions. In DH-HEMTs the presence of the AlGaN back-
barrier layer causes the formation of an energy barrier towards the buffer layer and
hence prevents the majority of the carriers from spilling over into the AlGaN , thus
leaving the channel layer. This reduces the sub-threshold drain-leakage current and
postpones the punch-through of the buffer layer. The height of the energy barrier
at the channel/back-barrier interface can be engineered setting the Al concentration
during growth process as can be seen in [29].
Analogous measurements have been carried out for normally-off SH : C, SH : Fe
and DH devices; results are reported in Fig. 4.9; comparison among wafers show that
doping is more efficient than the DH structure in improving the breakdown. In wafers
with a doped buffer a different phenomena is taking place. The deposition of a doped
GaN buffer layer introduces traps and defects in the lattice structure. In off-state
biasing condition these doping-induced traps contribute in capturing carriers flowing
to the drain: this reduces the overall current, and, moreover, an additional barrier is
created, thus further reducing the leakage phenomena. The effect of these additional
traps may improve with increasing the bias at the drain, while their de-charging time
constant may be long enough to guarantee a stable barrier against undesired charge
flow. In particular carbon doping seems to be extremely effective as a shield [67][55].
4.5 Scaling with gate-drain length
An analysis of gate-drain length variation on the breakdown voltage has been carried
out on normally-on SH −A DH −D devices (Fig. 4.10), considering both single- and
double-heterostructure. Devices with a single-heterostructure have a lower breakdown
voltage. For SH devices, BVDS was found not to improve with increasing gate-drain
length; the small variations reported are related to process variability and are indepen-
dent from the parameter considered. On the other hand, double-heterostructure devices
showed a much higher BVDS value, increasing with gate-drain distance: ≈ 40V/µm.
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Figure 4.10: Measurements carried out on normally-on SH and 15nm channel DH HEMT devices
with a n-type SiC substrate. The devices have a LGS of 1µm, a LGD between 1 and 10µm, a LG of
0.5µm, and a WG of 2× 125µm. The pinch-off voltage of the analyzed devices is −2.6V and −1.7V
for SH and DH devices respectively.
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Figure 4.11: Measurements carried out on normally-off SH:C, SH:Fe and and 35nm channel DH
HEMT devices (LG = 1µm, LGS = 1µm, LGD = 1 to 18µm and WG = 2 × 125µm) with a n-type
SiC substrate.
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Figure 4.12: Scaling with LGD of breakdown on (a) normally-on (BV measured at 800µA/mm) and
(b) normally-off (BV measured at 50µA/mm) devices.
This is consistent with the results reported in [68]; the increase here reported is com-
mon to all gate bias conditions considered, with a profile almost linear within the range
of gate-drain distance here considered.
Similar measurements have been carried out on normally-off devices, once again in the
subset of SH : C, SH : Fe and DH (Fig. 4.11). Both single-heterotructure reports
better results than double-heterostructure; in Fe- doped devices, the BV improves over
600V and eventually saturates at for gate-drain distances greater than 12µm. Results
on SH : C wafer report the best results: optimal V/LGD slope, and at 7µm the
breakdown is already beyond 1000V , the capability of the instrumentation used. DH
has reduced improvement with scaling and saturates at higher gate-drain distance; the
maximum BVDS range between 550V and 600V .
An explanation of the two very different behavior can be given as follows. In case of
an undoped single-heterostructure, the electron bypass is mainly dependent of buffer
material properties; the influence of geometrical device variations such as gate-to-drain
distance is then negligible, which results in the observed non-scaling with LGD. In
the case of double-heterostructure HEMTs, a high potential barrier in the GaN
channel/AlGaN back-barrier layers interface generated by the band-gap difference and
the accumulated negative polarization charge shifts punch-through at much higher volt-
ages. For short gate-drain length, the influence of VDS on the buffer layer potential
barrier is strong, thus giving a strong scaling between LGD and VDS. As the VDS
increases the buffer layer interface potential barrier reduces and eventually allows elec-
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trons to flow into the buffer layer resulting in punch-through. For large LGD, the
impact of a varying VDS on the potential situation at the gate area is smaller. The
potential barrier is rather dominated by the gate potential. The scaling between LGD
and VDS is then much weaker than in the case of short LGD and eventually saturates
for sufficient long gate-drain distances. This saturation is confirmed experimentally
[68]. Tests carried out on p-gate devices confirms the good results obtained DH epi-
layer designs, but the traps induced by lattice disorder due to doping into the buffer
work as a better barrier to reduce phenomena that cause the breakdown. While in
DH, once the energy barrier is overcome, the electrons can freely move along the whole
channel length, traps are almost uniformly distributed into the whole channel length,
thus electrons can be captured at any point in the channel, with the result of a much
better isolation on the GaN doped region, may the doping be C or Fe [55].
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Figure 4.13: Measurements carried out on normally-off HEMT devices grown over a n-type SiC
substrate: (a) 35nm channel DH (b) SH:Fe devices.
Additional tests have been performed to study the effect of substrate biasing, see
Fig. 4.13. A subset of normally-off devices (SH : Fe and DH with and without with
a semi-insulating Ar+ ion-implanted substrate and SH : C) have been measured with
substrate grounded and with substrate left floating. Considering the data collected,
it can be easily understood that, with grounded substrate, the BV, in SH : Fe and
DH designs, strongly decreases to value ranging between 150V and 250V depending
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on the epilayer structure considered; moreover, the main contribuition to breakdown
current comes from the substrate; this indicates the formation of a vertical parasitic
path as the n-type SiC substrate has a poor isolation capability. It is worth noticing
that a difference is visible between the first measurement carried out and any other
subsequent measurement in devices with substrate grounded; a reduction of the BV,
that seems to be permanent, occurs in almost all the samples tested, indicating a
possible degradation of the substrate itself, with a further reduction of the already
poor isolation capability. Only in SH : C devices that show no meaningful difference
and no breakdown takes place in the whole voltage range analysed (up to 1000V ).
Tests on wafers with a semi-insulating Ar+ ion implanted substrate show a significant
improvement of the BV : the implantation causes dislocation damage introducing lattice
disorder into the upmost region of the lattice. The use of a rare gas grant that no n-/p-
type unintentional doping that could cause the formation of additional leakage paths.
Implantation in this case did not degrades electrical properties of the device except for
a small increase in RON [55], and positively works against the vertical current due to
improved electrons trapping.
Figure 4.14: Repeated BV measurements on a devces. A negative shift of the BV is visible.
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Chapter 5
Reliability
5.1 Off-state step stress
The recent development of GaN − HEMT technology has highlighted the very
good material properties and the excellent device performances that make the GaN an
excellent candidate for both RF and high-power switching applications.
Several groups have devoted to create devices with long-lasting electrical characteristics
that could satisfy market requests of reliable applications in both areas. Despite the
continuos attempts, this target is far from being achieved, mainly due to the continuos
evolution of GaN technology from one side, and the limited knowledge so far acquired
in failure mechanisms associated with gallium nitride.
5.1.1 Normally-on devices
The reliability of SH−A and DH−D devices has been preliminarily evaluated by
means of off-state step-stress. With a constant gate voltage of VG = −5V , which has
been set in order to bias the device under test in an off condition far from Vpo. In SH-A
devices VD was increased from 5V to 200V , with steps of 5V steps, while in DH-D
devices, VD was increased from 20V to 200V , with steps of 5V steps. Each stage of
the step-stress experiment had a duration of 70 s. Electroluminescence images have
been taken during each step with an exposure time of 60 s. Devices with LGD = 3µm
and 6µm have been tested, see Fig. 5.1(a) and Fig. 5.1(b) respectively.
Results indicate that single-heterostructure samples suffer from a much lower robust-
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(a) (b)
Figure 5.1: Comparison between normally-on SH and DH epilayer design of ID and IG currents
during off-state voltage step stress (a) LGD = 3µm (b) LGD = 6µm. SH devices show the same
failure voltage, regardless of the gate-drain distance. Failure voltage in DH samples instead show a
very good scaling with LGD, with a slope ≈ 50V/µm.
ness, since they start showing severe degradation at a drain voltage of 35V ; also,
they do not show any improvement with increasing the gate-drain distance, since both
LGD = 3µm and LGD = 6µm degrade at 35V (Fig. 5.1). Degradation is represented
by a large increase of the drain current, which is not correlated to an analogous vari-
ation in gate current. Hence, it follows that the total amount of leakage current after
degradation is bypassing the gate region in this way indicating buffer leakage effects,
see Fig. 5.2. Moreover, the comparison between pre- and post-stress DC measurements
indicates that stress induced an increase of leakage currents.
Analysis of the electroluminescence images shows that no measurable electrolumines-
cence signal has been detected on the devices before the execution of the stress ex-
periments, but during step stress it enlightens the formation of bright hot spots in
correspondence with abrupt changes in drain currents as reported in Fig. 5.3. The
presence or appearance of these hot spots indicates the existence of weak points in
the device, due usually to formation of defective areas during device fabrication; there
regions are more sensitive to biasing condition, and more prone to degradation. The
longer the dwell time and the more severe the biasing condition are, the faster their
degradation is, with consequent formation of additional leakage paths that induce sud-
den increase in leakage currents, easily spotted in the ID and IG characteristics with
the afore mentioned abrupt changes, or jumps.
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Figure 5.2: Currents characteristics during the 35V step on a normally-on SH sample. After ≈ 40 s
the source current increases due to the formation of a parasitic path between source and drain.
Remarkably, Fig. 5.4 show that no degradation was observed in DH devices, either
by DC characterization or EL investigation, up to 150V (for LGD = 3µm) or up to
200V for LGD = 6µm. (200V was the limit of our instrumentation). DH LGD = 3µm
sample was destroyed by a catastrophic degradation occurring at 155V , corresponding
to the unstressed device breakdown limit of about 50V/µm. In this case, the presence
of the back-barrier has many beneficial effects. The reduction of the unintentional car-
rier concentration reduces the leakage current and power losses in off-state. Moreover,
the additional barrier improves electrons confinement into the channel, thus postponing
(a) (b)
Figure 5.3: Electroluminescence images for a standard device from SH wafer with LGD = 3µm; first
hot spots are visible when the drain is biased at 25V (a) and the device reaches a critical condition at
35V (c).
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(a) (b)
Figure 5.4: Electroluminescence images for a standard double-heterostructure device with LGD =
3µm; EMMI do not show any hot spot at 150V (a). Only when the drain voltage is set to 155V (b)
a sudden catastrophic degradation takes place, destroying the device.
the punch-through to much higher voltages and improving reliability. EL measurement
does not show any hot spot; this suggests that no additional leakage path is formed
during the test, not even at 200V .
5.1.2 Normally-off devices
Off-state voltage step-stresses have been carried out on normally-off DH, DH with
Ar+ ion-implanted SiC substrate, SH : Fe and SH : Fe with Ar+ ion-implanted
SiC substrate in order to compare the devices behavior with substrate floating and
grounded. Step-stress tests up to VDS = 200V have been performed on floating and
on grounded substrate condition. These step-stress tests used the following setup:
constant gate voltage (VG = −3V ) and drain voltage from 10V up to device failure (or
failure criteria IDStress = 1mA/mm), with 10V /2 minutes long step (source grounded).
During stress the emission-microscopy images have been performed. After each step,
a complete DC characterization and off-state EMMI have been carried out.
Substrate biasing condition is a crucial point to assess the failure voltage. Indeed on
tests with substrate grounded no DC degradation appears but IDStress reaches current
failure criteria (1mA/mm). Wafers with n-type substrate (DH and SH : Fe) show
a sudden increase of the drain current since the 30V step, regardless of their epilayer
structure, while the gate current does not follow the same trend, as reported in Fig.
5.5; the same test carried out with substrate floating show no sudden ID increase (Fig.
5.6). This indicates that in n-type substrate wafers, a parasitic path is formed between
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Figure 5.5: Drain and gate currents evolution during off-state voltage step stress with grounded
substrate (a) DH (b) DH with Ar+ ion-implanted SiC substrate (c) SH : Fe (d) SH : Fe with
Ar+ ion-implanted SiC substrate. The comparison between devices with n-type SiC (on the left) and
those with Ar+ ion-implanted SiC substrate (on the right) show the improvement obtained using a
semi-insulating substrate.
drain and substrate, and a vertical breakdown takes place with formation of EMMI
hot spots growing after each step both in size and number with VD, as reported in Fig.
5.7.
Fig. 5.5 also reports the results for DH and SH : Fe both with Ar+ ion-implanted SiC
substrate. Data indicate that the use of a semi-insulating substrate positively reduces
the vertical leakage current. Use of the SI substrate improves the failure voltage for
SH : Fe epilayer design, and confirms the n-type substrate as the weakest point in
the heterostructure. Unfortunately, this does not hold when DH design is considered,
because no improvement in the failure voltage is visible even if the ID is positively
reduced. This suggests that the DH weak point may not be the substrate only, which
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(a) (b)
Figure 5.6: Drain and gate currents evolution during off-state voltage step stress with substrate (a)
grounded and (b) floating on SH : Fe wafer. Similar results have been reported for the other wafers.
(a) 40 V (b) 60 V
(c) 80 V (d) 80 V
(e) 100 V (f) 100 V
(g) 120 V (h) 120 V
(i) 150 V (j) 150 V
Figure 5.7: Results of spatially-resolved EL measurements carried out under off-state conditions with
substrate grounded, for increasing drain voltages. VGS = −3V . Left: DH, Right SH:Fe.
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has already proved to improve the reliability for SH : Fe, but the back-barrier should
be considered as a possible element of weakness too.
Step-stress tests up to VDS = 1000V have been performed only on floating substrate
condition using the following setup: constant gate voltage (VG = −3V ) and drain
voltage from 50V up to device failure (or failure criteria IDStress = 1A/mm), with
50V /2 minutes long step (source grounded). During stress the emission-microscopy
images have been performed; after each step, a complete DC characterization and
few off-state emission-microscopy images have been performed. These tests have been
carried out on DH, DH with Ar+ ion-implanted SiC substrate, SH : Fe and SH : Fe
with Ar+ ion-implanted SiC substrate and SH : C. Devices without field plate (nFP )
and with first field plate gate connected and second field plate floating (2FP ) have been
used.
Step-stress tests with substrate floating show very high failure voltages, see Fig. 5.9,
without meaningful degradation of electrical properties during tests before catastrophic
degradation. Values obtained strongly depend on the epilayer structures of the device
under test.
Tests on DH with n-type and with Ar+ ion-implanted SiC substrate show the failure
voltage takes place again at the same voltage, thus showing the cause of the failure is
not related to possible charge flow through the floating self-biasing substrate, but to
other mechanisms. Punch-through phenomena is present in DH devices since low drain
voltage steps, where the drain-source parasitic path is formed at 150V -200V , but it
is usually undetected or reported at VD close to the failure voltage in tests involving
SH : Fe wafers and reported in only one case in SH : C devices, see Fig. 5.8. Punch-
through may be likely the cause of the failure for DH devices, whose performances are
not enhanced by the Ar+-implantation on SiC; in this case no catastrophic degradation
takes place, and no degradation of the electrical properties of device is visible.
Different results can be seen considering the SH : Fe epilayer structure. Devices with
n-type substrate have a failure voltage of 400V while their counterpart grown over a
semi-insulating substrate can withstand up to 800V . A possible explanation may be
the propagation of defects and dislocations from the highly resistive substrate to the
upper layers, that work against current flow by trapping electrons close to the channel.
The best results are obtained with Carbon doping on SH: tests carried out show that
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(a) (b)
(c) (d)
(e)
Figure 5.8: Drain and gate currents evolution during off-state voltage step stress with grounded
substrate (a) DH (b) DH with Ar+ ion-implanted SiC substrate (c) SH : Fe (d) SH : Fe with Ar+
ion-implanted SiC substrate (e) SH : C. The comparison between devices with n-type SiC ((a) and
(c), on the left) and those with Ar+ ion-implanted SiC substrate ((b) and (d) on the right) show the
improvement obtained using a semi-insulating substrate.
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Figure 5.9: Comparison of the failure voltage extrapolated by tests results. The best results is given
by SH:C epilayer design.
this epilayer design can withstand up to 1000V .
2FP design gives no improvement or worse results than nFP devices. This may be due
to a non optimum field-plate design. Additional tests may help to identify the reason
of this inefficiency.
5.2 DC Life test
Normally-on SH − A and DH − D devices have been tested to assess reliability.
A 10 h stress at fixed VG = −5V , VD = 35V has been carried out on devices with
LGD = 6µm. SH devices present an evident degradation consisting in an increase of
gate leakage current (in absolute value) together with an increase of the drain current.
Comparison of pre- and post-electroluminescence measurements confirms increase in
number and size of hot spots, correlated to leakage paths formation (see Fig. 5.12).
SH shows pinch-off voltage shift towards negative values and leakage current increase,
see Fig. 5.11, that explain the observed increase in the drain current. This mechanism
was found to be permanent, as demonstrated by repeating the measurements after
a one month rest period. Results therefore suggest that stress induced a permanent
degradation of the Schottky barrier, with subsequent increase in the leakage current in
off-state and the shift of pinch-off voltage.
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(a) (b)
Figure 5.10: Currents during DC short life test carried out on a LGD = 6µm device: (a) SH-A
device (b) DH-D.
(a) (b)
Figure 5.11: Pre- and post-stress characteristics of a SH-A device (a) gate-source IG and (a) gm.
(a) (b)
Figure 5.12: Spatially resolved EMMI measurements carried out during life test on normally-on SH
at (a) 5V (b) 35V .
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Double-heterostructure HEMTs, biased at the same condition, show only a negligible
degradation. To further test the DH devices, a life test at VG = −5V , VD = 200V
has been carried out. Even at this condition, the devices face minimal degradation,
confirmed also by EL measurements where no formation of hot spot was visible. It is
worth noticing that DH devices did not show any variation in pinch-off voltage, even
for the VG = −5V , VD = 200V biasing condition. In this case, the current levels
during each step of the stress remained extremely low (≈ 10−8 to 10−7A/mm) and
the decrease of currents during the first few hours of the life test suggests the presence
of trapping (Fig. 5.10). Double heterostructure devices present a significantly better
performances than the SH ones, likely for the following reasons (i) they have very
low leakage currents (ii) due to the back-barrier, subsurface DIBL is postponed to
much higher voltages, thus improving the failure voltage and the reliability of the
devices. The DH devices analyzed within this paper still suffer from some issues: (i)
relatively low output current (ii) kink phenomena. The low output current can be
improved adding, for example, a thin AlN layer. The kink seems to be related to the
trapping in the substrate. The use of a semi-insulating SiC substrate could reduce
these phenomena.
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6.1 Measurement Plan Description
6.1.1 Basic Characterization
In this section it will be described a the preliminary characterization carried out on
GH25 samples provided by UMS, specifying most relevant parameters, measurement
setting conditions and devices tested.
DC characterization
Table 6.1: Parameters extracted from ID − VG measurement at VD = 10V .
Parameter Unit Biasing Conditions Notes
IDS@VD=10V A/mm VDS = 10V , VGS = 0V Drain current at VGS = 0V
IDmax@VD=10V A/mm VDS = 10V , VGS = 1V Drain current at VGS = 1V
IDoff@VD=10V A/mm VDS = 10V , VGS = −7V Drain current at VGS = −7V
IGleak@VD=10V A/mm VDS = 10V , VGS = −7V Gate current at VGS = −7V
Vp−1%Idss@VD=10V V VDS = 10V , ID = 1% of IDSS
gm0@VD=10V mS/mm VDS = 10V , VGS = 0V
gmmax@VD=10V mS/mm VDS = 10V gm peak measured
IDSgmmax@VD=10V mA/mm VDS = 10V , gm = gmmax10V Current at gm peak
VGSgmmax@VD=10V V IDS = IDSgmmax10V Voltage at gm peak
Preliminary DC characterizations at room temperature has been performed to de-
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fine variability of parameters in the GH25 M3 technology, identify malfunctioning
devices and presence of any possible issue (kink, leakage, pinch-off for example). The
characterization of different transistors gives an idea of the DC performances and ca-
pabilities, together with a preliminary analysis of the variability of the parameters
extracted from measurements. From the ID − VG at VD = 10V the following parame-
ters can be extracted (6.1) The same is done for ID − VG at VD = 15V :
Table 6.2: Parameters extracted from ID − VG measurement at VD = 15V .
Parameter Unit Biasing Conditions Notes
IDS@VD=15V A/mm VDS = 15V , VGS = 0V Drain current at VGS = 0V
IDmax@VD=15V A/mm VDS = 15V , VGS = 1V Drain current at VGS = 1V
IDoff@VD=15V A/mm VDS = 15V , VGS = −7V Drain current at VGS = −7V
IGleak@VD=15V A/mm VDS = 15V , VGS = −7V Gate current at VGS = −7V
Vp−1%Idss@VD=15V V VDS = 15V , ID = 1% of IDSS
gm0@VD=15V mS/mm VDS = 15V , VGS = 0V
gmmax@VD=15V mS/mm VDS = 15V gm peak measured
IDSgmmax@VD=15V mA/mm VDS = 15V , gm = gmmax15V Current at gm peak
VGSgmmax@VD=15V V IDS = IDSgmmax15V Voltage at gm peak
A search is used to find the pinch-off voltage at VDS = 10V, 15V .
Table 6.3: Biasing condition for pinch-off voltage extraction.
Parameter Unit Biasing Conditions Notes
Vpo@V d=10V V VDS = 10V , IDS = 1mA/mm Drain current at VGS = 0V
Vpo@V d=15V V VDS = 15V , IDS = 1mA/mm Drain current at VGS = 0V
It is possible to extract RON :
Table 6.4: Biasing condition for on-resistence extraction.
RON ohm ∗mm VD = 0.5V , VG = 0V , VS = 0V
Leakage currents at 30V are also collected
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Table 6.5: Biasing condition applied to high voltage (30V ) leakage measurements.
ID@VD=30V A/mm VDS = 30V , VGS = −7V
IG@VD=30V A/mm VDS = 30V , VGS = −7V
To calculate drain and source end-resistance, a fixed current of 1mA is applied to the
gate; in turn, source and drain are set to 0V , while the remaining terminal is set to
null current. In this way, the voltage at X (under the gate in the channel) is the same
as the last terminal, where no current
VX = VG −RG · IG (6.1)
but the drain current flowing is set to zero
ID = 0 (6.2)
thus VX = VD and the end-resistance on the source side is:
RS =
VX
IG
=
VD
IG
(6.3)
Similar calculations give an estimation of RD. Measured values and extrapolated pa-
rameters are reported:
Table 6.6: End-resistance measured parameters and their biasing condition.
Parameter Unit Biasing Conditions Notes
RD VD V VD = 0V , IG = 1mA/mm, IS = 0mA/mm Drain voltage
RD VS V VD = 0V , IG = 1mA/mm, IS = 0mA/mm Source Volage
RD VD V ID = 0mA/mm, IG = 1mA/mm, VS = 0mA/mm Drain voltage
RD VS V ID = 0mA/mm, IG = 1mA/mm, VS = 0mA/mm Source Volage
RD Ohm*mm Extracted from data
RS Ohm*mm Extracted from data
RD +RS Ohm*mm Extracted from data
From gate and drain diode measurements some useful information are available. The
first is the ideality parameter N of the diodes. Second, the series resistance RS. Third,
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Table 6.7: Gate-souce and gate-drain diodes parameters.
Parameter Unit Biasing Conditions Notes
Gate-Source Diode N Unitless Extracted from data
Gate-Source Diode RS Ohm*mm Extracted from data
Gate-Source Diode IS A/mm Extracted from data
Gate-Drain Diode N Unitless Extracted from data
Gate-Drain Diode RS Ohm*mm Extracted from data
Gate-Drain Diode IS A/mm Extracted from data
IGS
−
7V A/mm VGS = −7V
IGD
−
7V A/mm VDS = −7V
the current flowing IS and finally the leakage currents at VG = −7V .
Devices to test: DCXA, DCXB, DCXC, DCXD
Number of tests: all of available samples
Measurements and condition: full DC characterization
S-parameters characterization
Table 6.8: RF parameter: maximum available gain (MAG), cut-off frequency fτ and S-parameters.
Parameter Unit Conditions
MAG2 dB f=2GHz
MAG10 dB f=10GHz
MAG18 dB f=18GHz
fτ Hz Extrapolated on the −20 dB region
S11 ‖,
◦ f = 200MHz to 40GHz
S12 ‖,
◦ f = 200MHz to 40GHz
S21 ‖,
◦ f = 200MHz to 40GHz
S22 ‖,
◦ f = 200MHz to 40GHz
In order to characterize RF devices, a characterization to study the behavior of
most common RF parameters; first of all, S-parameters, a mathematical construct
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that quantifies how RF energy propagates through a multi-port network, at different
load points while changing the frequency of the system. Together with them, also the
maximum available gain (MAG) at different frequencies. All the tests will be carried
at the bias condition VD = 30V, ID = 250mA/mm (which is equal to IDS = 21.5mA
for the 86µm gate width devices examined).
Devices to test: RFXA, RFXB, RFXC, RFXD
Number of tests: all of available samples
Measurements and condition: full RF characterization
Pulsed characterization
Pulsed I − V characterization is extremely useful to have information about trap-
ping. The application of pulsed bias reduces self-heating of the devices thanks to a
low duty cycle and gives useful information about trapping effects, which are brought
out when relevant quiescent bias point (VGSq, VDSq) are applied. The current collapse
CC/ slump ratio SR parameters are defined as:
CC(VDSq) = 1−
IDSAT (VGSq, VDSq)
IDSAT (0, 0)
= 1− SR(VDSq) (6.4)
IDSAT is defined as the current measured at a fixed VDS (usually equal to knee voltage)
and VGS = 0V . In our tests the CC/SR are usually calculated at VDS = 10V ; the
device suffers from kink effect hence ID−VG measurements are carried out also at VDS =
15V , thus slump ratio is evaluated both in approximately pre- and post-kink condition.
The current collapse is also evaluated by the measurement of transconductance profile
gm − VGS. This measurement helps to better discriminate where traps are located.
Even if usually not a destructive measurement, it is carried out only in a subset of the
devices available.
Devices to test: RFXA, RFXB, RFXC, RFXD
Number of tests: 4-6 per kind and per each milestone
Measurement: full pulsed characterization
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Table 6.9: Time and biasing condition applied for double pulsed measurements.
Parameter Conditions
pulse period T 100µs
pulse width TON 1µs
Duty Cycle δ 1%
Quiescent Bias Point (VGSq, VDSq) (0V, 0V ) (−7V, 0V ) (−7V, 30V )
6.1.2 Breakdown tests
This test is useful to study characterization of the breakdown, and can give a signifi-
cant insight of physics behind it (gate leakage mechanisms, punch-through phenomena,
hopping, impact ionization). The punch-through can be strongly suspected when con-
sidering the possible shift of threshold voltage in the ID − VG measurements while
increasing the VDS applied [29][69]. The more the ∆Vpo, the more the probability the
phenomena to occur and the lower the VDS which it becomes relevant.
This test can be carried out sweeping drain voltage or current and monitoring all other
parameters. Anyway, due to the slow activation of protection system at reaching the
compliance limit, if this test is voltage controlled it is usually destructive. For this
reason, it is preferable if the test is current controlled. Preliminary DC characteriza-
tions were carried out at room temperature; sweep on drain current up to 0.9mA/mm
compliance. This test helps identifying the critical voltage to breakdown of the devices;
it also can help studying the effects of field plate application and the dependence of
the breakdown from LGD and other parameters.
Table 6.10: Parameter monitored during breakdown measurements
Parameter Unit Conditions
VD V ID = [90nA, 900µA], VGS = [−7V,−4V ],
IG A/mm ID = [90nA, 900µA], VGS = [−7V,−4V ],
IS A/mm ID = [90nA, 900µA], VGS = [−7V,−4V ],
Devices to test: DCXA, DCXB, DCXC, DCXD
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Number of tests: 4 per kind
Measurement: preliminary full DC characterization followed by ID controlled break-
down; post test full DC characterization
6.1.3 Reliability
In this section it will be described all reliability tests performed on GH25 samples
provided by UMS.
Off-state step stress test
In this test, VD is increased from 20V up to failure criteria or to the limit of
the instrumentation used in a three terminals configuration at fixed VG and source to
ground. Only off-state bias condition, where the device is in pinch-off condition (VG =
VP − 3V for example) thus enhancing both trapping effects and leakage phenomena,
has been tested. No electroluminescence has been performed during this tests.
Devices to test: DCXA, DCXB, DCXC, DCXD
Number of tests: 4 per kind
Measurement: Preliminary full DC characterization, DC step stress VD from 20V up
to failure criteria, 10V /1 hour step. Relaxation time 10 minutes.
Load line life stress test
3 working point in the load line as defined for GH25 devices (from the knee point
at VG = 1V to ID = 0V , VD = 60V ) have been chosen to study the evolution of the
devices (1) under high voltage and reduced currents, (2) at high voltage and currents
and (3) low voltage but high currents. For all of these points a test has been carried
out for a variable dwell time at fixed bias condition at a temperature TTest = 423K.
Devices to test: DCXD
Number of tests: 1 per bias point and per temperature
1 samples IDS = 660mA/mm, VDS = 10V , TTest = 423K
1 samples IDS = 400mA/mm, VDS = 30V , TTest = 423K
1 samples IDS = 5mA/mm, VDS = 60V , TTest = 423K
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6.2 Results and Analysis
6.2.1 Basic Characterization
DC characterization
All DCXA, DCXB, DCXC, DCXD devices available in GH25 GREAT2 milestone
M3 batch have been measured to evaluate DC performances and capabilities, together
with a preliminary analysis of the variability of the parameters extracted from mea-
surements. All main curves are here reported for each device type, followed by the
comparison of the most important DC parameters (Fig. 6.1-Fig. 6.8). The techno-
logic process has reached a mature state, and the DC characterization reveals small
differences between devices of the same kind. Only some devices from few bare dies
(Q24 most of all) show large variation from the standard profile, mainly for their po-
sition in the wafer, which is suspected to be closest to wafer edges. The comparison
between the different device types reveal that the source terminated field plate has
little or no effect in the DC behaviour of the various devices, as can be seen comparing
both curves and DC parameters extracted. Almost all the devices suffer from kink
effect; the VKink, depending on geometrical properties of the devices, gate voltage ap-
plied and also due to variability of parameters among devices of the same technologic
manufacturing process, ranges between 6V and 10V .
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Figure 6.1: Standard DCXA device: (a) IDS−VDS at VGS = [−4V, 0V ], 0.5V step; (b) GS and GD
diodes I − V ; up to bottom and bottom to up (c) IDS − VDS (d) IGS − VDS; IDS − VGS (e) at VDS =
[0.1V, 0.9V ], 0.4V step and (f) VDS = [6V, 14V ], 4V step; gm − VGS (g) at VDS = [0.1V, 0.9V ],
0.4V step and (h) VDS = [6V, 14V ], 4V step.
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Figure 6.2: Standard DCXB device: (a) IDS−VDS at VGS = [−4V, 0V ], 0.5V step; (b) GS and GD
diodes I − V ; up to bottom and bottom to up (c) IDS − VDS (d) IGS − VDS; IDS − VGS (e) at VDS =
[0.1V, 0.9V ], 0.4V step and (f) VDS = [6V, 14V ], 4V step; gm − VGS (g) at VDS = [0.1V, 0.9V ],
0.4V step and (h) VDS = [6V, 14V ], 4V step.
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Figure 6.3: Standard DCXC device: (a) IDS−VDS at VGS = [−4V, 0V ], 0.5V step; (b) GS and GD
diodes I − V ; up to bottom and bottom to up (c) IDS − VDS (d) IGS − VDS; IDS − VGS (e) at VDS =
[0.1V, 0.9V ], 0.4V step and (f) VDS = [6V, 14V ], 4V step; gm − VGS (g) at VDS = [0.1V, 0.9V ],
0.4V step and (h) VDS = [6V, 14V ], 4V step.
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Figure 6.4: Standard DCXD device: (a) IDS−VDS at VGS = [−4V, 0V ], 0.5V step; (b) GS and GD
diodes I − V ; up to bottom and bottom to up (c) IDS − VDS (d) IGS − VDS; IDS − VGS (e) at VDS =
[0.1V, 0.9V ], 0.4V step and (f) VDS = [6V, 14V ], 4V step; gm − VGS (g) at VDS = [0.1V, 0.9V ],
0.4V step and (h) VDS = [6V, 14V ], 4V step.
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Figure 6.5: Spread measured in IDS (a) at VDS = 10V , VGS = 0V and (b) at VDS = 15V , VGS =
0V . Spread in IDSmax measured (c) at VDS = 10V , VGS = 0V and (d) at VDS = 15V , VGS = 0V .
Spread in IDoff measured (e) at VDS = 10V , VGS = −7V (f) at VDS = 15V , VGS = −7V .
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Figure 6.6: Spread measured in IGLeak (a) at VDS = 10V , VGS = −7V and (b) at VDS = 15V ,
VGS = −7V . Spread in gmmax measured (c) at VDS = 10V , VGS = 0V and (d) at VDS = 15V ,
VGS = 0V . Spread (e) in RDend measured at VD = 0V , IG = 1mA/mm and IS = 0mA/mm (f) in
RSend measured at ID = 0mA/mm and IG = 1mA/mm and VS = 0V .
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Figure 6.7: Spread measured in gate-drain diode (a) ideality factor N (c) IS (e) leakage current at
IGS = −7V and in gate-source diode (a) ideality factor N (c) IS (e) in leakage current at IGS = −7V .
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Figure 6.8: Spread measured (a) in IDLeak at VDS = 30V , VGS = −7V (b) in IGLeak at VDS = 30V ,
VGS = −7V (c) in ISLeak at VDS = 30V , VGS = −7V . Spread (e) in RON and in Vpo measured (e)
at VDS = 10V , IDS = 1mA/mm (f) at VDS = 15V , IDS = 1mA/mm.
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S-parameters characterization
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Figure 6.9: RF MAG measured for (a) RFXA (b) RFXB (c) RFXC (d) RFXD devices.
In order to characterize RF devices, a characterization to study the behaviour of
most common RF parameters was performed; first of all, S-parameters at different
load points while changing the frequency of the system. Together with them, also the
maximum gain available (MAG) at different frequencies.
All devices available have been tested. Few of them show non-standard behaviour,
with lower MAG values and crossover frequencies (Fig. 6.9-Fig. 6.10). Gain behaviour
reveals to have a weak dependence from geometries of the devices and only a small
fCross−over shift is visible. It shows substantial difference when field plate is considered:
the STFP increases the overall MAG, but the crossover between MAG and MAG
occurs at lower fCross−over (Fig. 6.10); STFP devices have a fCross−over ≈ 20GHz.
Devices without STFP have a lower gain, but in this case the crossover takes place
at fCross−over ≈ 25GHz, which is substantially higher than the previous case. Within
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Figure 6.10: Comparison of the results obtained for all RF devices.
the frequency window, i.e. from 20GHz to 25GHz, STFP devices behave worse than
their counterpart without field plate, suggesting that a careful analysis of frequency
range of application should be necessary when designing a new system. At frequencies
higher than 25GHz the gap between reduces but does not disappear completely. The
field plate thus results in a trade-off between crossover frequency and MAG.
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Pulsed characterization
Double pulsed characterization has been carried out on 4 samples per device type.
The quiescent bias point applied are (0V, 0V ) (solid line), (−7V, 0V ) (dashed line),
(−7V, 30V ) (dotted line), to assess trapping phenomena and current collapse. All the
samples show current collapse: the ∆IDS range is approximately from 120mA/mm
to 180mA/mm and the slump ratio is reported in Table 6.11. A reduced kink effect
can be seen especially when the (−7V, 0V ) quiescent bias point is applied. For the
evaluation of the slump ratio, the ID − VG characteristics at VD = 4V , close to the
knee voltage where this effect is most meaningful and kink is visible, and at VD = 15V
are considered (Table 6.11). All the samples also have a pinch-off shift ∆Vpo towards
less negative voltages; most of the samples measured show a negligible reduction of the
transconductance peak. This can be explained with traps mainly located under the
gate into the buffer layer, and negligible trapping in the access regions. The results
for representative samples, one for each gate-drain distance, are here reported; devices
with STFP show no meaningful differences.
Table 6.11: Average S.R. at VD = 4V and VD = 15V
Device Average Slump Ratio
VD = 4V VD = 15V
RFXA 0.67 0.80
RFXB 0.76 0.85
RFXC 0.66 0.80
RFXD 0.72 0.80
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DCXA (WG = 1× 100µm, LGD = 3.5µm, LGS = LFP = 1µm, LΓ = 0.3µm, Γ Gate, STFP)
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Figure 6.11: Pulsed measurements carried out on a standard RFXA device: (a) ID − VDS; (b)
ID − VGS and (c) gm − VGS at VDS = 5V ; (d) ID − VGS and (e) gm − VGS at VDS = 15V .
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DCXB (WG = 100µm, LGD = 1.7µm, LGS = 0.8µm, LΓ = 0.3µm, LFP = 1µm, Γ Gate, STFP)
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Figure 6.12: Pulsed measurements carried out on a standard RFXB device: (a) ID − VGS and (b)
gm − VGS at VDS = 5V ; (c) ID − VGS and (d) gm − VGS at VDS = 15V .
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6.2.2 Breakdown tests
This test was carried out sweeping drain current up to 0.9A/mm, increasing VG
from −7V to −4V at 0.25V steps, VS to ground and monitoring the other parameters
(VD, IG, IS). The breakdown voltage is taken at ID = 0.9A/mm. Some interesting
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Figure 6.13: (a) BVDG for all devices measured taken at VGS = −6V . Devices from the same bare
die and grouped with other devices with the same geometry. (b) Example of ID, IG, IS for curves at
VGS = −7V and VGS = −4V . In this case the sample shown is form bare die AI40, device DCXA.
 ! " # $ %  %! %" %# %$ !  
&%'
&$  (
&#  (
&"  (
&!  (
 
!  (
"  (
#  (
$  (
%'
 
!
"
#$
%&'"
 
$
 
(
(!)*+
(!)*,
(!)*)
(!)*!
!
"
#
 
!
$
#
 
!
%
 
&
'
(
)
)
*
"
!
(-".
 
#
 
Figure 6.14: VDG, IG, IS measured at VGS = −7V for all the 4 device types (Bare die AI 40). ID
(continuous line), IG (dotted line) and IS (dashed line) are plotted as function of VDG.
results can be observed. When a low drain current flows in the devices, the only relevant
contribution comes from the gate, where various parasitic phenomena contribute to
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carriers flow. At some point, the current reaches a value such that ID increases, no
longer followed by IG, and IS steeply grows due to a parasitic channel between source
and drain. A sub-surface DIBL can be the cause of the formation of the channel itself.
The current level at which it occurs is VG dependent; increasing the voltage applied to
the gate, it decreases due a reduction of the depletion region: the carrier population
increases and a conductive path between source and drain is the more likely to form
the more the VG is closer to pinch-off (Figure 6.13). VG applied and geometry have a
high influence on this phenomena; negligible effects seem to be related to availability
of field plate (Figure 6.13(a) and Figure 6.14). The main results of this test are here
reported. All the curves here reported refer to bare die AI 40.
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DCXA (WG = 1× 100µm, LGD = 3.5µm, LGS = LFP = 1µm, LΓ = 0.3µm, Γ Gate, STFP)
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Figure 6.15: BV measured on DCXA devices: (a) ID − VDG (b) IG − VDG (c) IS − VDG at VGS =
[−7V,−4V ]; (d) VD, IG, IS measured at VG = −7V (e) VDG − VG at different ID.
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DCXB (WG = 100µm, LGD = 1.7µm, LGS = 0.8µm, LΓ = 0.3µm, LFP = 1µm, Γ Gate, STFP)
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Figure 6.16: BV measured on DCXB devices: (a) ID − VDG (b) IG − VDG (c) IS − VDG at VGS =
[−7V,−4V ]; (d) VD, IG, IS measured at VG = −7V (e) VDG − VG at different ID.
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DCXC (WG = 1× 100µm, LGD = 3.5µm, LGS = 1µm, LΓ = 0.3µm, Γ Gate)
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Figure 6.17: BV measured on DCXC devices: (a) ID − VDG (b) IG − VDG (c) IS − VDG at VGS =
[−7V,−4V ]; (d) VD, IG, IS measured at VG = −7V (e) VDG − VG at different ID.
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DCXC (WG = 1× 100µm, LGD = 1.7µm, LGS = 0.8µm, LΓ = 0.3µm, Γ Gate)
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Figure 6.18: BV measured on DCXD devices: (a) ID − VDG (b) IG − VDG (c) IS − VDG at VGS =
[−7V,−4V ]; (d) VD, IG, IS measured at VG = −7V (e) VDG − VG at different ID.
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6.2.3 Reliability
Off-state step-stress
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Figure 6.19: Evolution of the drain and gate currents during the test: (a) DCXA (b) DCXB (c)
DCXC (d) DCXD.
To understand the reliability behaviour on the GaN devices designed for the space
applications, step-stress tests in deep off-state condition in a three terminal configu-
ration have been carried out. In this test the device is in deep off-state: VS = 0V ,
VG = −7V ≪ Vpo and VD is increased at 10V step from 20V up to failure criteria or
to the limit of the instrumentation used. No electroluminescence has been performed
during this tests. All the four different devices have been tested, 4 devices per kind
to confirm repeatability of the results; before the beginning of the test and after every
step a DC characterization is performed, and the results include the evolution of all
the main curves and parameters. In addition, real-time current during each step are
reported. Some interesting observations can be done regarding the results. First, GH25
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Figure 6.20: Failure voltages measured in (a) DCXA (b) DCXB (c) DCXC (d) DCXD.
devices show very good breakdown values, similar to those reported for GH50. More-
over, the results have good repeatability: only small variation are visible comparing
the sample of a type. BVDS are reported in Table 6.12. Evolution of the characteristics
through the test reveals only negligible alteration of ID−VD and transconductance gm.
Increases of the off-state and leakage currents are instead visible in diodes, ID−VG and
HV measurements (Fig. 6.22 and Fig. 6.23); Results obtained on devices with and
without field plate enlighten no meaningful diffetences. The cause of failure is unlikely
to be related to gate contact degradation, due to the small variation during the stress
Table 6.12: Breakdown voltage measured sorted by device type
Device Failure voltage Notes Device Failure voltage Notes
DCXA 210 for all samples Γ Gate, STFP DCXB 110, 120, 110, 100 Γ Gate, STFP
DCXC 200, 210, 200 Γ Gate DCXD 120 for all samples Γ Gate
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Figure 6.21: Comparison between BVDS and FV (a) DCXA (b) DCXB (c) DCXC (d) DCXD.
on the diode electrical characteristic. Comparing the ID, IG, IS characteristics of the
breakdown voltage with the evolution of the parameters in the off-state step stress in
devices with longer LGD, the range of voltages can be subdivided into 3 region. A first
one that goes up to ≈ 70V : degradation in off-state step stress is almost absent and
some parameters can also slightly improve (see ID − VG measurements and parame-
ters); in breakdown measurement all current are still very small. The second region,
from ≈ 70V to ≈ 150V : in both tests the current increases and is almost completely
sustained by the gate which shows a fast degradation. Last, above ≈ 150V when the
punch-through takes place as confirmed by IS sudden increase, a region where most of
the current comes by the source and the degradation in off state is slower-than in the
previous region.
The results of this test are compared with those obtained with the breakdown test (Fig.
6.21). The difference between the voltage measured can be in part explained by the
different setup of the two measurements and in the longer dwell time at low voltages in
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case of off-state step stress, that, due to some sort of breakdown walkout, contributes
in improving the critical voltage. The comparison reveals that it is highly probable
that the cause of the catastrophic degradation is related to the same phenomena that
causes the strong increase of ID in the first test.
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Figure 6.22: Evolution of the electrical characteristics during the off-state step stress in a standard
LGD = 3.4µm device with field plate; devices without field plate show similar results. (a) drain current
ID (b) gate-source diode (c) Id − VG (d) gm (e) gate-source leakage (f) HV leakage.
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Figure 6.23: Evolution of the electrical characteristics during the off-state step stress in a standard
LGD = 3.4µm device with field plate; devices without field plate show similar results. (a) drain current
ID (b) gate-source diode (c) Id − VG (d) gm (e) gate-source leakage (f) HV leakage.
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Figure 6.24: Life test IDS = 660mA/mm, VDS = 10V , TTest = 423K.
3 working point in the load line as defined for GH25 devices (from the knee point
at VG = 1V to ID = 0A, VD = 60V ) have been chosen to study the evolution of the
devices (1) under high voltage and reduced currents, (2) at high voltage and currents
and (3) low voltage but high currents. For all of these points a test has been carried out
for a variable dwell time at fixed bias condition at a temperature TTest = 423K. Device
chosen for this test was the DCXD (WG = 1 × 100, LGD = 1.7µm, LGS = 0.8µm,
LΓ = 0.3µm, Γ Gate)
• 1 samples IDS = 660mA/mm, VDS = 10V , TTest = 423K
• 1 samples IDS = 400mA/mm, VDS = 30V , TTest = 423K
• 1 samples IDS = 5mA/mm, VDS = 60V , TTest = 423K
Chapter 6. ESA NPI Project 115
        	 
        







	












(a)
       	  


	

		


	
		

	
		

	
		





























 
!

! 
(b)
  







	











(c)
       	 
 	 
	

	


	
	

	


	












	


















	

	















	










(d)
Figure 6.25: Life test IDS = 400mA/mm, VDS = 30V , TTest = 423K.
Under high current and low voltage biasing condition (Fig. 6.24), sample shows a
reduction of off-state and leakage currents together with the drain current. The pinch-
off voltage Vpo shifts towards less negative voltages, while the on-resistance increases.
After ≈ 50 hours, the device seems to reach a stable condition, as confirmed both by
curves and evolution of parameters monitored. The device was tested for 368 hours.
The sample in Class A (Fig. 6.25) was biased for only 100 hours. Small changes are
visible in the diodes and ID − VG characteristics; most interesting changes regards the
strong decrease of the output current in ID − VG together with steep increase of the
on-resistance: their evolution seems to be strictly connected and occurs only in this
bias point. No other parameter follow the same trend.
In the last biasing condition, results similar to those seen for the off-state step stress
are reported (Fig. 6.26): increase of off-state leakage, negligible variation of the drain
current, pinch-off shift towards less negative gate voltages; also, the on-resistance is
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(d)
Figure 6.26: Life test IDS = 5mA/mm, VDS = 60V , TTest = 423K.
almost stable after the first few steps. This indicates a degradation of the Schottky
barrier height, due to formation of traps during the stress, while the access regions
seem not to be significantly affected.
From the test carried out, it is clear that Class A results show a fast degradation of the
output current and a steep increase of on-resistance within 100 hours; similar results
are visible when the sample is biased at high current and low voltage, even if at a
much lower degree. When the device is biased at high voltage and low currents, only
a small decrease of output characteristic is reported; on the other hand both off-state
and leakage currents significantly increase.
The Class A condition is the worst working condition. Two possible hypothesis can
be proposed: The degradation can be caused (i) by high power and visible only when
high voltage and high current are applied (ii) by high temperature to which both the
power dissipation and the high temperature jointly contribute. Additional tests at
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room temperature could help to understand the failure mechanisms.
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Conclusions
In this work, a systematic study was carried out dealing with many different as-
pects of the GaN technology. Instability, breakdown and reliability have been under
investigation to identify an optimal heterostructure design that could grant the exploit
of all the excellent properties of the GaN -based devices minimizing it side effects.
Great attention has been devoted to the breakdown phenomena. The main intent has
been understanding the physics behind the phenomenon, and the factors that influence
it. The analysis reveal that breakdown is mainly related to two phenomena that jointly
contribute to it: gate leakage current contributions (TFE, tunneling, hopping), and
punch-through, that is the formation of a parasitic path between source and drain,
that can be easily spotted monitoring the source current. The former takes place when
the device is biased in a deep off-state condition and the depletion region is wide; on
the other hand, the more this region becomes thinner, the more is the probability that
the latter may occur.
The breakdown behavior with temperature show two different temperature coefficient:
a negative one with a reduction of the BV and a positive one above 100 ◦C. The non-
monotonic behavior can find a possible explanation in the co-existence of two different
mechanisms. Increasing temperature between 30 ◦C and 100 ◦C, significantly increases
gate-drain leakage current components, and hence decreases the breakdown voltage.
As far as the increase in breakdown voltage detected for T > 100 ◦C is concerned,
previous reports suggested that breakdown current may partly originate from impact
ionization. Under this assumption, the increase in temperature causes a decrease of
the impact ionization rate because of the increased lattice vibrations; hence breakdown
would be more difficult and this would result in a positive temperature coefficient in
the high temperature region.
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It as also been confirmed the importance of electroluminescence measurements as a
means to study evolution of the breakdown. Electroluminescence investigation sug-
gests that, independently of the origin of breakdown current, the highly accelerated
electrons (either coming from the gate, or from the source injected towards the drain
may release their excess energy (in proximity of the drain) by emitting visible light. It
is worth noticing that emission originates from several hot spots distributed all along
the width of the gate: these spots represent preferential breakdown sites, and possi-
bly correspond to weak areas originated by defects formation during layer deposition
and/or processing.
A comparison between the different SH design has proven itself to suffer from many
issues as the many tests confirmed. The SH devices suffer from kink and trapping,
but in particular, the worst result are the soft breakdown, which is mainly caused by
the poor capability in confining electrons into the channel layer, allowing thus charge
spill-over, or punch-through. For the same reason, the single-heterostructure achieved
poor results in reliability tests, where the device show a poor failure voltage and a fast
degradation of the electrical properties.
Double-heterostructure wafers show improved performances. The introduction of the
back-barrier significantly improved the ability to confine electrons in the GaN channel
region thanks to the additional band-gap at the channel/back-barrier interface. This
effect strongly depend on the Al concentration in the back-barrier and in the chan-
nel thickness; unfortunately, they are accompanied by DH epilayer design reduces the
maximum current and causes a positive shift of the Vpo. The lower leakage current and
improved electron confinement has proven essential to have a better breakdown; the
back-barrier postpone punch-through, enabling DH design both to improve BV up to
600V and to scale with LGD. Moreover, DH show a much better reliability.
Even if a very good blocking capability has been achieved in this way, it is still far
from the threshold of 1000V . This results could be granted by using a doped GaN
buffer. In this case, an analysis has been performed considering both carbon and iron.
The use of Fe as dopant has shown interesting result. Iron doped devices have good
electrical properties, and, compared to the other wafer, have a low RON collapse. They
also achieved a better breakdown slope with respect to DH ones, but, in our tests, the
breakdown measured saturates at ≈ 600V when LGD = 12µm; this technology reaches
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the same BV at a smaller gate-drain distance, but does not improve the maximum BV .
Moreover, in reliability tests, SH : Fe devices show a lower failure voltage than DH
or SH : C.
The epilayer design using carbon positively overcome the 600V barrier, and reaches
the limit of 1000V at LGD = 7µm, with the best slope (≈ 130V/µm). Outstand-
ing results have been obtained in the reliability tests: devices could reach the 1000V
without significant degradation. On the other side, these devices show extremely high
current collapse phenomena and an increase in RON up to ≈ 350%. In this case, the
use of carbon as a dopant seems to be deleterious for the on-resistance stability
Breakdown tests involved also the analysis of the different biasing condition applied at
the substrate. Tests carried out enlighten that, if the substrate is grounded, the devices
suffer from vertical current, that causes a soft breakdown. This could be a significant
problem if the device is used in application were it is usually biased.
Data confirmed that both the double-heterostructure and the iron-doped single het-
erostructure reaches breakdown condition at ≈ 170V , with no meaningful difference
between the two different epilayer designs.
The problem cannot be ascribed to the conductive n-type substrate; the use of a
semi-insulating substrate has prove itself useful for the SH : Fe wafer, improving
above 200V the vertical breakdown, but the double-heterostructure show no improve-
ment, suggesting that a different solution, for example an higher band-gap at the
channel/back-barrier interface, should be used also.
The use of field plates, single or multiple gives contrasting results. Only gate field
plated devices could withstand few hundred µA/mm, improving the breakdown. All
the other solutions not only were ineffective, but reduced the BV . Similar results are
visible in reliability tests, were 2FP have been tested. The devices have, at best, the
same failure voltage as nFP devices, but most devices show a lower one. The use of
field plates seems to be still not completely mature in the devices tested so far.
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